0.25-μm BiCMOS System-on-Chip for K-/Ka-Band Satellite Communication Transmit–Receive Active Phased Arrays

Filipe Tabarani, Student Member, IEEE, Luigi Boccia, Member, IEEE, Tatyana Purtova, Alireza Shamsafar, Hermann Schumacher, Member, IEEE, and Giandomenico Amendola, Senior Member, IEEE

Abstract—The first millimeter-wave system-on-chip for dual-band phased array applications is presented as a proof of concept for K-/Ka-band (20/30 GHz) satellite communication on-the-move applications. Each chip includes four transmit (Tx) and two receive (Rx) channels working at Ka- and K-band, respectively. The proposed architecture enables a half-duplex operating mode in two different bands. Its development was driven taking into account the integration into a realistic Tx/Rx shared aperture phased array architecture. Full amplitude and phase control are provided for each channel with high granularity (65,536 states). The measured results demonstrate the validity of the proposed chip architecture, even though the channel output power and the noise figure (NF) are not in full agreement with the simulations. In Tx mode, the channel provides 9.47 dB of gain with 4.19-dBm output power at 1-dB compression. In Rx mode, the channel gain is 21.6 dB with an NF of 5 dB. In a scenario with 5.26° phase steps and 8-dB amplitude tapering capability, the amplitude and phase root-mean-square (RMS) errors within the Tx bandwidth (29.5–30.8 GHz) are equal to 0.52 dB and 3.74°, respectively. The amplitude and phase RMS errors in the Rx bandwidth (19.7–21 GHz) are equal to 2.05 dB and 12.11°, respectively. The chip consumes 340 mW in Tx and 242 mW in Rx mode and occupies 3.3 × 3.5 mm².

Index Terms—K-band, Ka-band, monolithic microwave integrated circuit (MMIC), phase shifter, phased array, SatCom on the move (SOTM), system-on-chip (SoC), vector modulator.

I. INTRODUCTION

Satellite communication (SatCom) systems, operating at K-/Ka-band, have been identified as pillars of the “future internet” architecture, which is expected to merge the patchwork of mobile and fixed networks into a single communication infrastructure. Therefore, it will be essential to develop user terminals for satellite communications on the move (SOTM), which can be easily integrated on land, maritime, or airborne vehicles. They should provide coverage over a wide scanning range, high angular scanning resolution, and simultaneous up- and downlink operation. Phased arrays are the most viable solution to meet such requirements. However, in this context, their architecture becomes particularly complex, posing significant challenges in terms of integration. They require a transmit (Tx)/receive (Rx) module per array element to provide amplitude and phase control along with an amplifying stage. Although in the past several solutions at similar frequencies were designed employing GaAs [1]–[4] or InP [5], [6] building blocks, these semiconductor technologies cannot be used for applications requiring higher integration. In fact, SiGe BiCMOS is a competitive technology here due to its ability for high integration density. For example, in [7], a 30–38 GHz 4-b phase shifter integrated with a low-noise amplifier (LNA) in a 0.12-μm SiGe BiCMOS process was proposed. A similar configuration, combined with a variable-gain amplifier (VGA) was also demonstrated for single-ended and differential Ka-band phased array modules [8]. A Tx/Rx module operating in Ka-band was proposed in [9] combining on the same chip a power amplifier (PA), an LNA, a single 4-b phase shifter cascaded with VGA, and a pair of single-pole-double-throw (SPDT) switches.

Having multiple Tx and Rx units monolithically integrated on a single chip will be a crucial feature in SOTM phased arrays where thousands of array elements are expected to be integrated into the same radiating aperture. The array lattice and, in turn, the size of the unit cell cannot be much greater than λ/2, at the highest frequency, to avoid the formation of grating lobes. As a result, the integration of chips, control signals, and distribution network routing is extremely challenging, even using high-resolution multilayer printed circuit board (PCB) technology [10], [11]. To cope with this issue, the most viable solution is to develop chips with a higher number of Rx/Tx channels, where part of the distribution network is monolithically integrated with the RF and mixed-signal blocks.

Several multicore configurations have been proposed [8], [12]–[14], which combine, on the same chip, up
to eight channels, all operating at the same frequency, namely, in the Ka-band. One of these ICs was developed within the framework of the European FLEXWIN project, where a SiGe BiCMOS Ka-band monolithic microwave integrated circuit (MMIC) was developed for a single-band beam steering reflectarray antenna [15], [16]. This architecture combines four Rx/Tx modules, a mixed-signal control unit (MSCU), SPDTs based on the RF-MEMS, and high-voltage generation in the same device. Reporting on work within the same European project, this paper expands upon a similar concept by introducing the first multichannel chip having Rx and Tx channels in two different bands. In fact, the chip presented in this paper is the first example of an MMIC designed in compliance with SatCom frequency allocations requiring the installation complexity, especially for aeronautical applications. As an alternative to this approach, this paper is based on an antenna configuration that can integrate into a single aperture dual-band phased array capable of operating in both uplink and downlink.

The implementation of such an SOTM system requires the development of a particular array lattice, shown in Fig. 1(a), where the dual-band (Tx/Rx) radiating elements are interleaved with single-band elements (Tx). Both radiators are placed on the top of the same PCB board using a square and a triangular lattice, respectively. The two lattices partially overlap in a way that the interelement spacing is equal to $0.5\cdot\lambda_{\text{Rx}}$ and $0.75\cdot\lambda_{\text{Tx}}$ for the Rx and Tx array, respectively. As demonstrated in [10], this particular configuration avoids grating lobes within the $\pm 60^\circ$ scanning range in both bands. The elementary cell of this dual-band array arrangement is composed of a combination of a Tx/Rx antenna and a Tx antenna, and it occupies a PCB area $c_a$ of 52 mm$^2$ as shown in Fig. 1(b).

The limited cell size makes the chip integration and the routing of the distribution network extremely challenging. To simplify the architecture, a single distribution network is used for both K-and Ka-bands. Therefore, each chip should contain a power combining/dividing stage and a switching unit to provide a single input–output connection to the distribution network. Furthermore, as shown in Fig. 1(b), each antenna element is self-duplexing providing single Tx and Rx ports with an isolation higher than 30 dB [10]. The feeding port of each radiating element is connected through a quasi-coaxial vertical transition to the bottom layer of the PCB stackup where the chips are integrated. In the stackup described in [10] and [11], each transition occupies an area $(t_b)$ of $1.7 \times 1.9$ mm.

Based on this data, the optimal configuration of the chip is defined by quantitatively evaluating the impact of the number of channels embedded into a single MMIC in terms of PCB density on the array back-end layer. In the simplest case, each chip should serve a single array unit cell. Therefore, the three RF channels, a power dividing stage, a switching block and the digital controls have to be monolithically integrated on the
same MMIC served by one MSCU. Therefore, the portion of unit cell area consumed for the MMIC integration in one PCB layer is \( b_a = 3a_t + i_a + m_a \) where \( i_a \) is the area required for intracell routing which is estimated to be equal to 2 mm\(^2\), and \( m_a \) is the size occupied by the chip including the bonding area.

The design of an array with an even number of array unit cells \( N \) would require \( N−1 \) Wilkinson power dividers to connect the different chips and \( N \) routing lines, each of which would occupy, for the stackup at hand \([10],[11]\), an area of \( w_a = 2 \times 2 \) mm\(^2\) and \( r_a = 4 \times 4 \) mm\(^2\), respectively. It is worth noting that, in principle, the area occupied by the routing circuits, \( i_a \), and \( r_a \), can be reduced by using additional stripline layers in \([10]\). However, although this solution would simplify the distribution network topology, it would not result in any significant reduction of routing area on the back-end layer due to the need to use multiple quasi-coaxial transitions between the microstrip layer and stripline layers.

For the configuration at hand, the layer density (LD) can be related to the number of array unit cells using the following expression:

\[
LD(N) = \frac{N \cdot (b_a + r_a) + (N-1) \cdot w_a}{N \cdot \gamma \cdot c_a}
\]  

(1)

where \( \gamma \) is the number of array unit cells that can be controlled by a single MMIC. For the tri-channel chip, \( \gamma \) is equal to 1, whereas \( \gamma \) equal to 2 and 3 corresponds to MMICs embedding six and nine RF channels, respectively. Based on the results to be presented in Section IV, it can be assumed that for \( \gamma \) equal to 1, 2, and 3, \( m_a \) equals \( 3 \times 3 \) mm\(^2\), \( 5 \times 5 \) mm\(^2\), and \( 7.5 \times 7.5 \) mm\(^2\), respectively. Fig. 2 shows that, as the number of array elements increases, the LD saturates. It is evident that even when integrating three RF channels on the same chip, it is not possible to implement the dual-band phased array because the PCB density in the back-end layer would tend to 80%, thus not leaving enough space to route the distribution network to feed the \( N \) array unit cells. On the other hand, using MMICs with six or nine channels reduces the PCB density to 65% and 72%, respectively. It is worth noting that this tendency in favor of the hexa-channel configuration (\( \gamma = 2 \)) persists even when the area occupied by the nine-channel MMIC is reduced down to 6.9 \times 6.9 \text{ mm}^2.

B. MMIC Architecture

The technology used for the development of the chip presented in this paper, a 0.25-μm SiGe:C BiCMOS process with \( f_{\text{max}} \) of 120/140 GHz, was provided by IHP GmbH. It offers five metal layers allowing the combination, in a single monolithic solution, of high-frequency heterojunction bipolar transistors (HBTs), CMOS digital, and mixed-signal blocks.

To the authors’ knowledge, no design has been ever undertaken which can be adapted to the dual-band phased array configuration of Fig. 1 or, in general, to any configuration where the frequency separation between the transmitting and receiving channels is comparable to the case at hand. For example, the multichannel Ka-band chip reported in \([14],[18]\) employs dedicated amplification stages for each Tx or Rx channels but the phase shifter unit is shared between two channels through a switch network. Unfortunately, this solution can only be used if the transmitting and receiving frequencies are located within the bandwidth of all the devices shared by the two paths (i.e., the phase shifter and the switching network).

To solve this issue, an alternative architecture is introduced in Fig. 3, which can be employed for K/Ka SatCom systems and for any other application having Tx and Rx channels in two different bands. The proposed MMIC includes two Rx and four Tx channels fully reconfigurable in amplitude and phase through dedicated vector modulators, namely, VMRx, and VMTx, respectively. The Rx amplification stage consists of an LNA cascaded with an additional LNA used as a gain block (GB). In the Tx channels, a PA is used with an intermediate gain block capable of driving the PA up to its compression point. The six RF channels of the integrated circuit are divided into two symmetrical halves connected to the distribution network port through a wideband Wilkinson power divider/combiner (WPC), reported in \([17]\). The chip can operate in Rx and Tx modes, depending on the configuration of the switch networks connected to each branch of the WPC. In Tx mode, the signal received from the distribution network is equally split and delivered to the four Tx channels through the switch networks, which also ensure isolation between them. In Rx mode, the channels’ output signals are combined into the distribution network. The blocks in the unused path are powered down.

The MMIC RF blocks are controlled by the MSCU. The controlling data is received from the phased array digital bus through an inter-integrated circuit (I2C) slave unit. The address of each chip is set by six intrachip pads, which can be tied to 0 or 2.5 V. This solution, chosen for maximum flexibility during the development phase, can be applied also to large-scale arrays, which would likely be divided into tiles, where each of them represents its own address space. The primary function of the MSCU is to generate six pairs of voltage signals that are used to set the amplitude and phase responses of the vector modulators embedded on-chip.

C. Link Budget and MMIC Requirements

The main MMIC requirements, expressed in terms of Tx channel output power and Rx channel noise figures (NFs), were based on the link budget analysis for SOTM aeronautical
A variation in the NF results in a different number of elements when the NF of each Rx channel is equal to 5 dB. Assuming a receiving antenna noise temperature of 60 K [22], the required interconnection losses are equal to 1.4 dB [11], it can be calculated that, in the case of uniform amplitude, the number of array elements necessary to obtain the required EIRP is equal to about 5600.

For the Tx path, the typical G/T coverage of the satellite antenna on the ground is 16 dB/K, and it requires the Tx signal transmitted by the user terminal to reach the satellite antenna with an $S/N$ of 10 dB. Hence, this is achieved if the SOTM user terminal has an EIRP higher than 53 dBW within its main beam [19]. The fulfillment of this requirement depends on the maximum power which can be generated by each Tx channel, the gain of each array cell, the interconnection losses and the number of array elements. For the SiGe BiCMOS technology available in this research project, the power generated by each Tx channel can be expected to be equal to 13 mW. Taking into account that the antenna gain is 4.4 dBi [10], the power back off due to the linear modulation is equal to 6 dB, and the interconnection losses are equal to 1.4 dB [11], it can be calculated that, in the case of uniform amplitude, the number of array elements necessary to obtain the required EIRP is equal to about 5600.

A similar analysis can be performed for the downlink taking into account that Ka-band satellites make use of spot beams where the satellite EIRP is higher than 56 dBW [20]. To achieve an $S/N$ higher than 10 dB at the user terminal [21] the receiving antenna G/T should be greater than 10 dB/K. The actual value of G/T depends on several parameters, the most important ones being the level of noise inherent in the receiving system, the interconnection losses and the noise temperature of the sky, which varies with the elevation angle. Assuming a receiving antenna noise temperature of 60 K [22] and an overall antenna efficiency of 50% [10], the required number of elements in the Rx array is equal to approximately 4000 when the NF of each Rx channel is equal to 5 dB. A variation in the NF results in a different number of elements in the Rx array. For example, for NF = 4 dB, the Rx array size decreases to 3000 elements, while for NF = 6 dB, it is 5000.

It is worth noting that the design architecture shown in Section II-B is driven by the integration requirements and by the antenna array lattice [10]. Nevertheless, the idea of having four Tx and two Rx channels for each chip is also coherent with the SOTM user terminal configuration. Indeed, by applying an 8-dB amplitude tapering in the array, as required to lower side lobes and to match the radiation masks [19], the number of Tx elements would be about double the Rx ones. Thereby, this design considers a $64 \times 64$ (4096) Rx elements array and the 4:2 channel ratio leads to $90 \times 90$ Tx elements.

### III. Mixed-Signal Control Unit

The proposed MMIC transceiver requires 13 control registers, which are configured through an I²C slave module provided by IHP GmbH. Thus, the controlling signals are reduced to two connections, i.e., data and clock. This bus provides 400-kb/s throughput with a dynamic power consumption in the microampere range from a 2.5-V supply. The I²C slave and its registers occupy an area of $356 \times 257 \mu m^2$, while the address pads require $605 \times 250 \mu m^2$.

The MMIC is reset to a known initial state at power-up or after a brownout event by the power-on reset circuit reported in [23]. This block provides a precise bandgap-based $2.05 V \pm 0.135 V$ supply threshold with 160 mV $\pm 13.35 mV$ hysteresis over the temperature range $-40^\circ C$ to $120^\circ C$. It generates an active-low reset pulse larger than 360 $\mu s$ while consuming only 7.5 $\mu A$ and 360 $\times 440 \mu m^2$ silicon area.

The six vector modulators embedded on-chip are controlled by the voltage generated by twelve 10-b digital-to-analog converters (DACs), namely, $vm_{ctr}[12:1]$. For the case at hand, the DAC IP block provided by IHP GmbH is used. The two least significant input bits are tied to a low logic level so as to conform to the 8 b of the I²C slave registers. The DACs use a 2.3-V reference to generate an output in the range from 0.4 to 2.15 V. Each DAC consumes $412 \times 86 \mu m^2$ silicon area and 70, 110, and 60 $\mu A$ from the reference voltage source, 2.5- and 3.3-V power supply, respectively.

The switch control block prevents the Tx and Rx channels from being simultaneously active while switching between operating modes. It generates, from one input bit, a time sequence of two enable bits, namely, $Tx_{Enable}$ and $Rx_{enable}$. A circuit based on the asynchronous edge detection is used to insert a delay between the deactivation of one output signal and the activation of the other. Simulations considering supply voltages in the range of 2.2 to 3.6 V, temperatures from $-40^\circ C$ to $120^\circ C$, and process corners, result in delays ranging from 33.04 to 37.87 ns. This delay exceeds the switching times of the RF active blocks and it can be thus assumed as the limiting factor of the transceiver switching speed. The block occupies an area of $42 \times 54 \mu m^2$ and the dynamic power consumption switching at 2 MHz is smaller than 4 $\mu A$ for a 2-pF load.

A circuit based on the Brokaw bandgap reference cell [24] provides the necessary reference voltage to the DACs. A temperature sensor is obtained by copying the internally generated proportional-to-temperature current and converting it to a voltage in a resistance. The block occupies $234 \times 229 \mu m^2$ and consumes only 5 $\mu A$ from the 3.3-V power supply. The measured samples showed that a precision better than $\pm 1.45\%$
can be achieved over the temperature range. The temperature sensor has a linear output dependence on temperature ranging from 0.78 to 1.3 V, or 3.25 mV/K. The small offset uncertainty, caused by variations in the resistance’s absolute value, can be eliminated by realizing one measurement at a known temperature.

IV. RF MMIC BLOCKS

This section describes the design of each RF building block of the proposed chip. Each block presented in this section was designed and experimentally characterized as a single die.

A. Rx Low-Noise Amplifier

As shown in Fig. 4, a two-stage cascode LNA configuration is used to achieve high gain and low noise performance. The unit emitter area for all the HBTs presented in this paper is equal to 0.42 × 0.84 μm² while NE represents the number of emitters.

The LNA uses a 3.3-V supply voltage (VCC), for the amplifier core while the current mirrors are biased using 2.5 V (VDD). Its activation is controlled by a dedicated control signal referred to as en_b. Ceasing the bias current will be used as a disabling method for all RF blocks, and their stages, herein reported. In some samples, a breakdown occurred because the LNA deactivation generates a peak VCE in Q3 approximately 0.5 V higher than VBCEO, which is equal to 2.3 V. This problem is limited to the LNA because the other RF blocks operate with 2.5-V supply. In future works, it is suggested to decrease the supply voltage available to the LNA, thereby avoiding breakdown and improving the power consumption. Another possibility is to bias the block with a fixed current rather than a fixed voltage and to allow a small standby current when the block is not used.

RF noise performance was optimized considering the optimum current density for minimum NF and selecting the number of emitter fingers equal to 16, such that an optimum noise source with a real part near 50 Ω is obtained. The real part of the input impedance is modified by including a degeneration inductor L4 at the emitter of the transistor Q4 in the first cascode stage. The input matching network is comprised of L5 and C10, while C11 decouples dc. Output matching was achieved through a T-network consisting of C6, L3, and C7. L1 is the inductive load of the first stage. The second stage load is comprised of R3 and C0. R1–C3 and R2–C4 form low-pass filters to avoid coupling of the RF signal from other blocks through the supply voltage. RC filters were preferred over their LC counterparts as they occupy a smaller area while their loss provides a simple solution to improving the stability below the frequency range of operation.

The LNA block occupies 275 × 420 μm² and drains 1.8 and 15.6 mA from 2.5 to 3.3 V power supplies, respectively. The measured S-parameters are shown in Fig. 5 together with the simulated results and postlayout simulation. Measured return losses (RLs) are above 17 dB in the whole bandwidth of interest. There is a good agreement of the simulated S11 whereas the measured S22 is significantly downshifted in frequency. The measured device gain is equal to 17 dB at the center band frequency and it remains constant in the operating band. Through post layout simulations it was verified that the significant gain reduction, with respect to the simulated behavior, is due to three main reasons. First, the design kit version employed for the simulations did not model correctly the parasitic capacitances of the HBT transistors used for the LNA design. Updating the design kit results in a shift upward of the frequency of maximum gain and a small gain reduction. Second, the inductors L1 and L4 were placed physically close to each other. Mutual coupling results in negative feedback, reducing the gain of the first stage. Third, the design kit models the capacitors to be ideal. Including the interconnections in the simulations reduced the gain and shifted the MG frequency downward. The ground inductance also was identified as a cause of the gain reduction, although its impact is smaller than the reason mentioned before. As can be observed in Fig. 5, the postlayout simulations, performed using the newest version of the design kit and full-wave analysis of the layout, show, in particular for the gain, a good agreement with the measurements.
Fig. 6 shows the simulated and measured NF including pads. The simulated device NF is equal to 3.3 dB, whereas the measured NF, due to the gain reduction, especially of the first stage, and increased losses are equal 5 dB. In this case, the postlayout simulations result in 4.2-dB NF. Linearity simulations indicated an input referred 1-dB compression point (IP1dB) of $-26.2$ dBm.

B. Rx Vector Modulator

Analog reflection-type passive vector modulators [25] were used in all RF branches due to the implementable granularity of the constellation, reduced size, and zero power consumption. The granularity of the vector modulation constellation, which allows higher accuracy in setting the array elements amplitude and phase, is only limited by the control voltage step of the driving DAC. In addition, reflection-type vector modulators provide excellent linearity. One concern regarding this topology is the influence of process and temperature variations on the active loads. In this IC, the temperature sensor output can be used to correct amplitude and phase drift phenomena. The influence of process variations can be mitigated through the system calibration at the active antenna array.

In the chosen vector modulator topology, depicted in Fig. 7(a), one hybrid coupler is used at the input port to achieve signals in quadrature (I/Q). In each branch, one bi-phase modulator modifies the transmission coefficient ideally along the real axis. The signals of both I/Q branches are collected at the output by a WPC. The summation in quadrature, hence full control of phase and attenuation, is only limited by the control voltage of the driving DAC. The amplified vector modulator results in a reduced circuit area. Over the Rx bandwidth, its simulations indicated amplitude and phase errors smaller than 0.8 dB and 1.5°, respectively. The intrinsic loss (IL), i.e., $1 - |S_{21}|^2 - |S_{31}|^2$, is smaller than 0.4 dB. Isolation and RL are higher than 23 dB. The WPC is realized with lumped elements as reported in [17]. Its IL remains below 0.4 dB, while the RL and isolation are above 14 and 10 dB, respectively. A bi-phase modulator, realized using voltage-controlled resistive terminations with cold nMOS ($V_{DS} = 0$ V) transistors as shown in Fig. 7(b), is added to each branch of the quadrature hybrid. Assuming 90° phase shift between the two branches of the hybrid, the reflected signals at the mismatched variable terminations add constructively at the output and destructively at the input. The transistors N0 and N1 were dimensioned considering the DAC’s voltage output range and the tradeoffs involved in the constellation quality, as discussed in [27]. R9 and R10 ensure, at high frequencies, the series connection of the drain–gate and gate–source capacitances, thus reducing the total capacitance seen at the drain of the transistors. R8 and R11 implement a floating body structure [28] to increase the power handling capability and to reduce parasitics, whereas the inductors L6 and L7 are designed to cancel the imaginary part of the variable termination around 20 GHz.

The vector modulator occupies $440 \times 458 \ \mu m^2$ silicon area. Fig. 8(a) shows the measured static constellation at 20.35 GHz varying the two control voltages from 0.3 to 2.3 V with 0.2-V steps. As can be observed, the four quadrants coverage is successfully achieved, although the constellation shape is rectangular, instead of square, and is not centered. The first deformation indicates an amplitude imbalance between the hybrids’ quadrature ports. The second is the consequence of a relatively high ground inductance. At the center frequency, the maximum gain (MG) equals $-7.54$ dB, the highest attenuation (MATT) equals $-26.59$ dB, and the maximum achievable gain for all phases (MGAP) is $-14.76$ dB. Fig. 8(b)–(d) shows the S-parameters measured versus frequency corresponding to MG, MATT, and MGAP configurations, respectively. The transmission coefficient varies strongly with frequency and differently for each gain setting. Therefore, the narrowband characteristic of this vector modulator design is expected to increase the root-mean-square (RMS) gain and phase errors of the MMIC in Rx mode.

C. Tx Gain Block

The schematic of the Tx gain block amplifier is shown in Fig. 9. To simultaneously achieve high gain and the output power level required at the input of the PA, the amplifier is composed of two cascode stages with inductive loads, L8 and L9. L10, C18, and C19 ensure input and output matching to 50 Ω, while C20 is added for dc decoupling. C22 and C21 implement an interstage power matching. R13-C14 and R14-C15 are low-pass filters suppressing interference from other blocks through the supply.

The gain block occupies $236 \times 300 \ \mu m^2$ and consumes 15.3 mA from the 2.5-V supply. The simulated and the measured S-parameters can be seen from Fig. 10, while
Fig. 8. Rx vector modulator measured (a) $S_{21}$ amplitude and phase performance at 20.35 GHz varying the two control voltages from 0.3 to 2.3 V with 0.2 V steps, (b) $S_{21}$, (c) $S_{11}$, and (d) $S_{22}$ versus frequency for MG, attenuation and possible gain for all phase configurations.

Fig. 9. Schematic of the Tx gain block. The biasing of the second stage is omitted as the same strategy as for the first stage was applied.

Fig. 10. Simulated and measured S-parameters of the Tx gain block.

Fig. 11. Simulated and measured linearity of the Tx gain block at 30 GHz.

desired bandwidth, from 29.5 to 30.8 GHz, the gain is higher than 19.2 dB. The same frequency shift is observed also for the $S_{11}$, which, however, remains below $-17$ dB in the entire band. RLs at the output port show significant deviation with respect to the simulated response, varying between 6.3 and 5.5 dB within the range of interest. The relatively small capacitances used in the interstage and output matching networks may have decreased the circuit robustness. The linearity shows an output referred 1-dB compression point (OP1dB) of about 0 dBm at 30.15 GHz whereas the power-added efficiency (PAE) is equal to 2.3%.

D. Tx Power Amplifier

The PA of the Tx stage was designed using a class AB common-base configuration to obtain a large output voltage swing, as shown in Fig. 12. A resonant load is realized by $L_{14}$ and $C_{23}$. $L_{13}$ and $C_{29}$ implement an open circuit at the frequencies of interest. $R_{22}$ shifts the dc level to avoid breakdown. An L-type network matches the input to 50 Ω, while a similar one at the output ensures that the optimum load is presented to the PA. $C_{26}$ decouples the dc voltage. The current mirror $Q_{11}$ and $Q_{12}$ provides the bias, and the resistance $R_{21}$ ensures similar emitter voltages for both HBTs. Considering the chosen supply voltage and class of operation, the size of $Q_{12}$ was chosen to allow the necessary output power.

Simulated and measured S-parameter results are shown in Fig. 13. The footprint is $345 \times 360 \, \mu \text{m}^2$ and the block...
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.

Fig. 12. Schematic of the Tx PA.

Fig. 13. Simulated and measured S-parameters of the Tx PA.

Fig. 14. Simulated and measured linearity of the Tx PA at 30 GHz.

Fig. 15. Schematic of the Tx vector modulator.

E. Tx Vector Modulator

Like the Rx channel, the VM\textsubscript{Tx} shown in Fig. 15 is also based on the vectorial addition of quadrature signals. However, in this case, with the intent to explore a more innovative approach, a lumped-element 45° 50-\Omega transmission line (TL) is added. This line serves to provide a 90° phase shift to the signal reflected by the active load controlled by the $V_{\text{CTR}_Q}$ voltage. The signals reflected by the two voltage controlled loads sum up in quadrature at the hybrid isolated port. A spiral directional coupler [26] was employed to implement the 90° hybrid. Over the Tx bandwidth, its simulations indicated amplitude and phase errors of 1.9 dB and 0.2°, respectively, and an IL smaller than 0.4 dB. The amplitude imbalance is partially compensated by the losses in the 45° TL. Isolation and RL are higher than 23 and 26 dB, respectively. Fig. 16(a) shows the measured static constellation at the center frequency. The total area consumption of the vector modulator is $476 \times 314 \ \mu\text{m}^2$. The obtained MG, MATT, and MGAP are $-7.1$, $-36.1$, and $-12.3$ dB, respectively. The constellation covers the four quadrants of the transmission coefficient Cartesian plane and is well centered. The asymmetries are mainly due to the amplitude imbalance between the two 90° hybrid channels. Fig. 16(b)–(d) shows the measured S-parameters for the mentioned configurations. Notice that at higher gains the transmission coefficient is approximately constant along the 29.5–30.8-GHz bandwidth, and varies monotonically across the measured range. As a drawback of the chosen topology, the reflected signals do not have a 180° phase difference, thus do not cancel each other and, in turn, cause low RLs dependent on the specific configuration. Even so, within the desired bandwidth, the $S_{11}$ and $S_{22}$ magnitudes are lower than $-10.7$ and $-7.3$ dB, respectively.

F. Rx/Tx Switch Network

The switch network is one of the key blocks of the proposed IC. Two instances of this component along with the WPC allow half-duplex operation through the reconfiguration of the chip between Tx and Rx operating mode. The switch block also provides the required isolation between the two Tx channels operating in Ka-band and one Rx front-end operating in K-band. Moreover, it also acts as a power divider by splitting the power of the common port to the two Tx channels.
The switch network has been designed including three SPST switches, one for the Rx channel and two for the Tx channels, as shown in Fig. 17. In each SPST switch, a series inductance (i.e., \( L_{18}, L_{16}, \) and \( L_{17} \)) is placed between the double shunt transistors forming \( \pi \)-networks to compensate their off-state capacitance. A 30-GHz WPC is embedded into the switch to equally split the Tx signal into the two channels, when in Tx mode. Additional 50-\( \Omega \) TL sections providing 30° phase shift at 20 GHz, are added to each Tx branch, which will act analogously to a \( \lambda/4 \) transformer, when combined with the Wilkinson divider TL of length 90° at 30 GHz (60° at 20 GHz), thereby implementing an RF open in Rx mode.

The block occupies 527 × 317 \( \mu \)m\(^2\) of silicon. The S-parameters of the switch network were measured showing a good agreement with the simulated results. In Rx mode, whose results are shown in Fig. 18, the switch introduces transmission losses (\(-|S_{12}|\)) of about 4 dB between 19.7 and 21 GHz, while the measured input reflection coefficient at the Rx port (\(|S_{11}|\)) remains below –8.8 dB. The reflection coefficient (\(|S_{11}|\)) at the common port remains below –11.8 dB. The Tx–Rx isolation is firmly above 30 dB even though, thanks to the use of self-duplexing array elements, an isolation of 10 dB would be sufficient to avoid instability due to feedback in the phased array [29].

In Tx mode, Fig. 19, the transmission losses between 29.5 and 30.8 GHz are lower than 7.4 dB including the 3 dB of the power splitting. The reflection coefficient at the Tx ports (\(|S_{33}|\)) and at the switch network input port (\(|S_{11}|\)) remains below –15 dB in the entire operating band. Isolation remains above 30 dB also in this operating mode. Port 4 was terminated into 50 Ω during the measurements, but due to the symmetry, results similar to port 3 are expected.

V. SYSTEM-ON-CHIP MEASUREMENTS

The proposed system-on-chip (SoC), shown in Fig. 20(a), occupies an area of 3.3 × 3.5 mm\(^2\). In Tx mode, it consumes
133 and 2 mA from the 2.5- and 3.3-V supplies, respectively. In Rx mode, the power consumption changes to 7 and 68 mA, from the same supplies.

A. S-Parameters

The SoC measurement results presented here were performed using the PCB and housing shown in Fig. 20(b). The board was developed using a stackup with two dielectric layers: a Rogers RO3003, for implementing the RF 50-Ω TLs, and an FR4 layer, for power and low-frequency signals.

A cavity penetrating both materials contains the chip, reducing the length of bondwire connections while improving heat sinking. An aluminum housing was added to provide mechanical robustness and to simplify the PCB and connector integration.

The IC is supplied with 2.5 and 3.3 V. The upper and lower half of the RF function blocks and the mixed-signal blocks use both voltages, but in different domains. The precision analog block uses 3.3 V only. Thus, the total number of power domains is seven. Fifteen ground pads ensure low series impedance connection to the PCB.

Fig. 21 shows the configurable transmission coefficients constellation in Fig. 21(a) Tx mode at 30.15 GHz of the right upper Tx branch (TRU) and Fig. 21(b) in Rx mode at 20.35 GHz of the upper Rx branch (RU). For each Rx/Tx module, the S-parameters were measured in 65,536 states, using all the combinations for the two registers controlling each of the vector modulator (from 0 to 255). It is important to observe that, in order to obtain the channel gain of the MMIC as it will appear in a phased array, the gains presented herein have to be corrected by adding 6 dB to the Tx and 3 dB to the Rx modules. In Tx mode, the input power is split twice while the output of only one channel is evaluated in measuring the constellations. In the Rx mode measurements, only one channel is being fed, hence the unilateral stimulation of the WPC leads to 3 dB power dissipation in its resistance.

As observed from the static constellation plots, a good gain and coverage were obtained in the four quadrants and for both operating modes. In Tx mode, the channel MG was 9.47 dB, including the power split. With respect to the gain calculated cascading the individual blocks, 6.43 dB losses were observed. In Rx mode, the measured channel MG is equal to 21.6 dB, only 0.31 dB lower than the results expected by combining individual block measurements. This gain reduction is due to nonideal power matching between blocks and the connection losses, i.e., the losses due to the pads, the bondwires, the transitions to the 50-Ω lines, and the TL included between the PA output [block F in Fig. 20(a)] and the chip output pad. As it can be observed in Fig. 20, the physical length of the interconnection path in the Tx channels is longer than the Rx path, resulting in higher losses. Fig. 22 compares the SoC measured $S_{21}$ in MG, MGAP, and MATT configurations.
with the cascaded measured results of the individual blocks. These simulations were performed including full-wave models of the connecting intrachip TLs, of the bondwires and of the transition to the 50-Ω line in the PCB. \( S_{21} \) of both modes. They are due to standing waves caused by the low-cost K-type connectors soldered to the test board. The limited repeatability of the soldering procedure introduced discontinuities not perfectly removable through the de-embedding procedure. It is worth noticing that in Tx mode, this resulted in a gain reduction at the center frequency, while in the Rx mode the measured gain increased with respect to the simulations. Future works should consider the measurement setup more carefully. Better connectors, shorter TLs, and ground distribution also at the top layer of the PCB would have reduced the measurement uncertainties. The increased losses discussed above reduced the OP1dB, whose value in the proposed SoC is equal to 4.19 dBm, hence about 2.81 dB lower than the value measured for the amplifier alone. The MGAP is equal to 4.62 and 13.9 dB for the Tx and Rx mode, respectively.

### B. Amplitude and Phase RMS Errors

Assuming the use of the satellite Eutelsat Hot Bird 6 (13°), in order to fulfill simultaneously the EIRP requirements and the maximum permissible off-axis radiation in Tx, given by the standard ETSI EN 301 459, system concepts \([15]\) using a large number of elements and applying amplitude tapering are required. Using stochastic error analysis and considering 8 dB of Gaussian (\( \alpha = 2 \)) amplitude tapering in a \( 90 \times 90 \) elements array, the acceptable amplitude, and phase variance to fulfill the transmission mask is 0.5 dB and 3.2°, respectively.

Considering this scenario, an ideal constellation was created where its maximum gain equals the measured MGAP and seven lower gain levels are provided with 1-dB steps. The phase step was chosen equal to 5.625°, thus corresponding to a 6-b phase control and coherent with the acceptable RMS phase error. In Rx mode, mask requirements are not present, thus, the gain is equalized at MGAP while the phase step was kept the same. The register configurations required to implement these constellations with minimum static error vector magnitude were selected as shown in Fig. 23(a) and (b) for Tx and Rx mode, respectively. Fig. 23(c) and (d) shows the measured transmission coefficients and their average in Tx and Rx mode, respectively. The lower gain settings have higher absolute errors, which can be noticed by the spreading of the measured values.

The obtained MG and phase RMS errors, 0.52 dB and 3.74°, are slightly above the necessary values for the proposed transmission scenario. A similar issue can be found in reception where the amplitude and phase RMS errors are equal to 2.05 dB and 12.11°, respectively. As expected, the narrowband characteristic of the VMRx affected these figures of merit. This block should be redesigned in the future versions.

The results obtained for all Tx and Rx paths are shown in Table I. The authors believe that the result variations between modules are more related to the measurement setup than to the SoC itself. The layout is very symmetric and the results could not be correlated with distance to supply pads or to the DACs. As discussed before, the inaccuracy in soldering the K-connectors employed to feed the test board is another source of error.

### C. Linearity

Fig. 24(a) and (b) shows the channel linearity results for the TRU and the RU branches, respectively. The TX path is able to output 4.32 ± 0.49 dBm along the desired bandwidth at the 1-dB compression point with 2.91 ± 0.42% PAE, as shown in Fig. 24(c). The PAE per channel was calculated by considering the input and output power in each channel, and 1/4 of the total dc power consumption. In the Rx branch, we observe that the IP1dB is \(-37.18 \pm 0.66\) dBm.

The NF, shown in Fig. 24(d), was measured by splitting the signal coming from the noise source using a power divider.
and feeding it into each Rx channel. The combined output was measured. The vector modulator must ensure that the outputs are recombined in phase. Thereby, the same high gain configuration was set for both Rx paths.

The NF agrees with the measurements for a single LNA block, around 5 dB within the desired bandwidth.

**D. Interchannel Coupling**

The coupling from the Rx input to the Tx output in both operation modes is reported in Fig. 25(a). Isolations above 23.4 dB were obtained within the Tx bandwidth. Along the measurements depicted in Fig. 25(b), the IC was configured to Tx mode. The amount of power leaking from the distribution network and from the port connected to the Tx antenna, used now as input, to the port connected to the Rx antenna, used now as output, is shown. Isolations higher than 19 and 24.7 dB were obtained within the entire measured and Rx bandwidth, respectively.

Based on the isolation results of the Rx/Tx switch network block, i.e., above 30 dB, a higher isolation would be expected between Rx–Tx and Tx–Rx, especially in the second case where no amplification is present in the signal path. Simulations and measurements indicated that the reverse transmission, as well as the forward transmission when the standing alone blocks are deactivated, are very low, remaining below $-40 \text{ dB}$, $-50 \text{ dB}$, and $-16 \text{ dB}$ for the LNA, GB, and PA, respectively. The authors believe that the coupling occurs through the ground, in the chip as well as in the measurement setup. This suspicion is reinforced by the isolation measurements performed without supply voltage, which result in isolations as low as 28 and 22.6 dB for the Rx–Tx and the Tx–Rx.
respective. That is a drawback of single-ended topologies, which could be improved by a more careful design of the test boards and by inserting more interconnections between different ground plane sections. Nevertheless, coupling signals are not critical for the proposed application that is half duplex. Besides that, the self-diplexing antennas [10] ensure the closed loop gain below a unity in full-duplex applications [29].

**E. Comparison With the Literature**

Table II compares the key performance parameters of the proposed MMIC, achieved through measurements on test boards, with similar chips operating in the Ku-, K-, and Ka-bands mainly measured on-wafer.

The performance of some key blocks of the proposed design was not optimized by the time that the chip measured in this paper was manufactured. Despite the shortcomings of the chip performance, the results show the validity of the proposed approach in view of the development of a dual-band phased array. Indeed, as Table II suggests, the key feature of the proposed SoC is the half-duplex dual-band operating mode that is enabled through the on-chip power combining/dividing switch network. This dual-band operating mode is essential for implementing shared aperture Tx/Rx K/Ka SOTM user terminals and in other dual-band phased array application having a bandwidth separation between the Rx and Tx channels of the same order of the case at hand. Moreover, the reduced number of control and bias signals is also a fundamental advantage of the presented IC, although not listed in the comparison.

**VI. CONCLUSION**

In this paper, a hexa-channel chip for Rx/Tx K-/Ka-band SatCom applications is demonstrated. The proposed design is the first example of a complex SoC architecture for dual-band phased arrays, specifically addressing the needs of emerging SOTM systems at two different bands (i.e., K and Ka). The chip architecture fully exploits the capabilities of a standard 0.25-μm BiCMOS process by integrating, into the same IC, four Tx, and two Rx channels with an MSCU. The six RF channels can be controlled in amplitude and phase through an I2C serial bus protocol.

At the system level, the proposed chip enables the development of a highly integrated user terminal employing a single radiating aperture for the two bands. The chip includes a digital control unit and an integrated temperature sensor. Although the results fall short of simulations in terms of output power and NF, the results presented in this paper, obtained with the first run of the chip, confirmed the general validity of the architecture. An optimization of some blocks would align the chip performance with the state of the art for similar technologies.

It is interesting to note that a first application example of the proposed chip was already presented in [32] where its

| TABLE II  
PERFORMANCE COMPARISON SUMMARY |
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Figure of Merit</strong></td>
</tr>
<tr>
<td><strong>Technology</strong></td>
</tr>
<tr>
<td><strong>Operating band (GHz)</strong></td>
</tr>
<tr>
<td><strong>Functions</strong></td>
</tr>
<tr>
<td><strong># of channels</strong></td>
</tr>
<tr>
<td><strong>Phase shifter topology</strong></td>
</tr>
<tr>
<td><strong>Phase bits</strong></td>
</tr>
<tr>
<td><strong>On-chip Power combining</strong></td>
</tr>
<tr>
<td><strong>Channel Gain (dB)</strong></td>
</tr>
<tr>
<td><strong>NF (dB)</strong></td>
</tr>
<tr>
<td><strong>Rx IP1dB (dBm)</strong></td>
</tr>
<tr>
<td><strong>Tx OP1dB (dBm)</strong></td>
</tr>
<tr>
<td><strong>Power consumption (W)</strong></td>
</tr>
<tr>
<td><strong>Area (mm²)</strong></td>
</tr>
<tr>
<td><strong>RMS Phase Gain Error (°)</strong></td>
</tr>
<tr>
<td><strong>RMS Gain Error (dB)</strong></td>
</tr>
</tbody>
</table>

*Single-ended implementation*
impact at system level has been fully exploited in a small-scale dual-band TX array demonstrator. Furthermore, the proposed chip configuration can be converted into a full-duplex system by replacing the switch network with the duplexer presented in [29], which is compatible with the proposed chip both in terms of performance and size.

ACKNOWLEDGMENT

The authors would like to thank Dr. V. Ziegler from Airbus Group Innovations, Prof. Dr. W. Menzel and Dr. T. Chaloun from Ulm University, IHP GmbH, and the other FLEXWIN collaborators for making this project possible. The authors would also like to thank D. Calzona from the University of Calabria for the support with EM simulations.
Luigi Boccia (S’00–M’03) was born in Lungro, Italy, in 1975. He received the degree in information technology engineering from the University of Calabria, Rende, Italy, in 2000, and the Ph.D. degree in electronics engineering from the University Mediterranea of Reggio Calabria, Reggio Calabria, Italy, in 2003. He has been an Assistant Professor of electromagnetics with the Faculty of Engineering, University of Calabria, since 2005. He is the Co-Editor of Space Antenna Handbook (Wiley, 2012). His current research interests include low-multipath global navigation satellite system antennas, reflectarrays, beam scanning antennas, and micro- and millimeter-wave IC design.

Dr. Boccia is a member of the European Microwave Association and the Società Italiana di Elettromagnetismo. He serves as a Technical Reviewer for many international journals and conferences.

Tatyana Purtova was born in Moscow, Russia, in 1980. She received the M.Sc. degree in communications technology and Dr.-Ing. degree in engineering from Ulm University, Ulm, Germany, in 2005 and 2012, respectively. During her doctorate work, her research focus was on RFMEMS and BiCMOS circuit design. Since 2012, she has been an RF Designer with Qorvo Munich GmbH, Munich, Germany. Her current research interests include power amplifiers, switches, and BAW filters for TRX modules for high-end smartphones.

Alireza Shamsafar received the M.Sc. degree in microwave engineering from the Iran University of Science and Technology, Tehran, Iran, in 2009, and the Ph.D. degree in microwave engineering from Università Della Calabria, Rende, Italy, in 2013. From 2013 to 2014, he was a Researcher with the Micro Lab, University of Calabria. He was with the Huawei Technologies Microwave Competence Center, Milan, Italy, from 2014 to 2016, and then he joined Aampleon Netherlands, Nijmegen, The Netherlands. His current research interests include the design of millimeter- and submillimeter-wave integrated circuits and systems in SiGe and GaAs technologies, as well as nonlinear device characterization and modeling for high-frequencies application.

Dr. Shamsafar was a recipient of the 2013 GaAs Association Fellowship Award.

Hermann Schumacher (M’93) received the Dr.-Ing. degree in electrical engineering from RWTH Aachen University, Aachen, Germany, in 1986. He was with Bellcore, Red Bank, NJ, USA, from 1986 to 1990, and then he joined Ulm University, Ulm, Germany, as a Professor with the School of Engineering Science, where he is currently the Director of the Institute of Electron Devices and Circuits and the Director of the School of Advanced Professional Studies. His current research interests range from compound semiconductor devices for microwave and millimeter-wave applications to high-frequency microsystems, including highly integrated millimeter-wave communication and sensing solutions, and impulse radio ultra-wideband techniques for biomedical sensing.

Giandomenico Amendola (M’96–SM’15) received the degree in electrical engineering from the University of Calabria, Rende, Italy, in 1987. He was a Research Fellow with the Proton Synchrotron Division, European Center for Nuclear Research, Geneva, Switzerland, from 1988 to 1992. He is currently with the Department of Informatics, Modeling, Electronics, and System Engineering, University of Calabria, as an Associate Professor. His current research interests include antennas, phased arrays, and microwave and millimeter-wave.