This paper describes a new efficient multiplier for FPGA-based variable precision processors. The circuit here proposed can adapt itself at run-time to different data wordlengths avoiding time and power consuming reconfiguration. This is made possible thanks to the introduction of on purpose designed auxiliary logic, which enables the new circuit to operate in SIMD fashion and allows high parallelism levels to be guaranteed when operations on lower precisions are executed. The proposed circuit has been characterised using VIRTEX XILINX devices, but it can be efficiently used also in others FPGA families.

Variable precision multipliers for FPGA-based reconfigurable computing systems

CORSONELLO, Pasquale;PERRI, Stefania;COCORULLO, Giuseppe
2003-01-01

Abstract

This paper describes a new efficient multiplier for FPGA-based variable precision processors. The circuit here proposed can adapt itself at run-time to different data wordlengths avoiding time and power consuming reconfiguration. This is made possible thanks to the introduction of on purpose designed auxiliary logic, which enables the new circuit to operate in SIMD fashion and allows high parallelism levels to be guaranteed when operations on lower precisions are executed. The proposed circuit has been characterised using VIRTEX XILINX devices, but it can be efficiently used also in others FPGA families.
2003
3-540-40822-3
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.11770/168633
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 5
  • ???jsp.display-item.citation.isi??? 3
social impact