Settling Time Optimization for Three-Stage CMOS Amplifier Topologies (vol 56, pg 2569, 2009)