Today, there is an increasing interest in the design of complex asynchronous systems, such as Digital Signal Processors and microprocessors. For this reason, efficient self-timed modules for arithmetic operators are required. In this paper, new asynchronous circuits for division and square root are proposed. They have been realised using MOSIS 0.5μm CMOS technology. SPICE simulations show that the proposed circuits allow average throughput rates up to 200MOPS to be achieved, thus they are particularly suitable for high speed special purpose asynchronous datapaths.
High speed division and square root modules for asynchronous datapaths
G. COCORULLO;CORSONELLO, Pasquale;PERRI, Stefania
2000-01-01
Abstract
Today, there is an increasing interest in the design of complex asynchronous systems, such as Digital Signal Processors and microprocessors. For this reason, efficient self-timed modules for arithmetic operators are required. In this paper, new asynchronous circuits for division and square root are proposed. They have been realised using MOSIS 0.5μm CMOS technology. SPICE simulations show that the proposed circuits allow average throughput rates up to 200MOPS to be achieved, thus they are particularly suitable for high speed special purpose asynchronous datapaths.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
