Performance comparison between static and dynamic CMOS logic implementations of a pipelined square-rooting circuit