High-performance noise-tolerant circuit techniques for CMOS dynamic logic