Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates