An efficient technique for designing high-performance logic circuits operating in sub-threshold region isproposed. A simple gate-level body biasing circuit is exploited to change dynamically the threshold voltageof transistors on the basis of the gate status. Such an auxiliary circuit prepares the logic gate for fast switchingwhile maintaining energy efficiency.If 200 aJ is the target total energy per operation consumption, a two input NAND (NOR) gate designedas described here shows a delay reduction between 20% (16%) and 40% (48%), with respect to previouslyproposed sub-threshold approaches.

Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates

CORSONELLO, Pasquale;LANUZZA, Marco;PERRI, Stefania
2014-01-01

Abstract

An efficient technique for designing high-performance logic circuits operating in sub-threshold region isproposed. A simple gate-level body biasing circuit is exploited to change dynamically the threshold voltageof transistors on the basis of the gate status. Such an auxiliary circuit prepares the logic gate for fast switchingwhile maintaining energy efficiency.If 200 aJ is the target total energy per operation consumption, a two input NAND (NOR) gate designedas described here shows a delay reduction between 20% (16%) and 40% (48%), with respect to previouslyproposed sub-threshold approaches.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.11770/131929
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 46
  • ???jsp.display-item.citation.isi??? 44
social impact