Time-domain macromodel for lossy VLSI interconnects