Design Procedure for Settling Time Minimization in Three-Stage Nested-Miller Amplifiers