The authors describe a new high performance self-timed circuit for asynchronous square rooting. The new architecture is based on a modified nonrestoring algorithm. An asynchronous pipelined cellular array without auxiliary system for the identification of exceptions will be demonstrated. The self-timing approach allows the whole performance to be greatly improved with respect to synchronous implementation, causing acceptable area overheads.

High speed self-timed pipelined datapath for square rooting

CAPPUCCINO, Gregorio;CORSONELLO, Pasquale;PERRI, Stefania
1999

Abstract

The authors describe a new high performance self-timed circuit for asynchronous square rooting. The new architecture is based on a modified nonrestoring algorithm. An asynchronous pipelined cellular array without auxiliary system for the identification of exceptions will be demonstrated. The self-timing approach allows the whole performance to be greatly improved with respect to synchronous implementation, causing acceptable area overheads.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/20.500.11770/156991
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 5
  • ???jsp.display-item.citation.isi??? 3
social impact