Energy-delay tradeoffs of low-voltage dual mode logic in 28nm FD-SOI