SPAGNOLO, Fanny

SPAGNOLO, Fanny  

Dipartimento di Ingegneria Informatica, Modellistica, Elettronica e Sistemistica  

Mostra records
Risultati 1 - 20 di 38 (tempo di esecuzione: 0.108 secondi).
Titolo Data di pubblicazione Autore(i) File
A High-Performance and Power-Efficient SIMD Convolution Engine for FPGAs 1-gen-2020 Spagnolo, F.; Frustaci, F.; Perri, S.; Corsonello, P.
A High-Speed FPGA-based True Random Number Generator using Metastability with Clock Managers 1-gen-2022 Frustaci, Fabio; Spagnolo, Fanny; Perri, Stefania; Corsonello, Pasquale
A parallel connected component labeling architecture for heterogeneous systems-on-chip 1-gen-2020 Perri, Stefania; Spagnolo, Fanny; Corsonello, P.
Accuracy Improved Low-Energy Multi-bit Approximate Adders in QCA 1-gen-2021 Perri, S.; Spagnolo, F.; Frustaci, F.; Corsonello, P.
Aggressive Approximation of the SoftMax Function for Power-Efficient Hardware Implementations 1-gen-2022 Spagnolo, Fanny; Perri, Stefania; Corsonello, Pasquale
An efficient connected component labeling architecture for embedded systems 1-gen-2018 Spagnolo, F.; Frustaci, F.; Perri, S.; Corsonello, P.
An efficient convolution engine based on the à-trous spatial pyramid pooling 1-gen-2020 Sestito, C.; Spagnolo, F.; Corsonello, P.; Perri, S.
An efficient hardware-oriented single-pass approach for connected component analysis 1-gen-2019 Spagnolo, Fanny; Perri, Stefania; Corsonello, P.
An FPGA-Based Hardware Accelerator for the k-Nearest Neighbor Algorithm Implementation in Wearable Embedded Systems 1-gen-2022 Borelli, Antonio; Spagnolo, Fanny; Gravina, Raffaele; Frustaci, Fabio
Approximate Down-Sampling Strategy for Power-Constrained Intelligent Systems 1-gen-2022 Spagnolo, Fanny; Perri, Stefania; Corsonello, Pasquale
Approximate Foveated-Based Super Resolution Method for Headset Displays 1-gen-2024 Spagnolo, F.; Corsonello, P.; Frustaci, F.; Perri, S.
Compressed Sensing Approach for Physiological Signals: A Review 1-gen-2023 Lal, B.; Gravina, R.; Spagnolo, F.; Corsonello, P.
Connected Component Analysis for Traffic Sign Recognition Embedded Processing Systems 1-gen-2019 Spagnolo, Fanny; Perri, Stefania; Frustaci, Fabio; Corsonello, Pasquale
Design of a Low-Power Super-Resolution Architecture for Virtual Reality Wearable Devices 1-gen-2023 Spagnolo, F.; Corsonello, P.; Frustaci, F.; Perri, S.
Design of a real-time face detection architecture for heterogeneous systems-on-chips 1-gen-2020 Spagnolo, F.; Perri, S.; Corsonello, P.
Design of Approximate Bilateral Filters for Image Denoising on FPGAs 1-gen-2023 Spagnolo, F.; Corsonello, P.; Frustaci, F.; Perri, S.
Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions 1-gen-2021 Sestito, Cristian; Spagnolo, Fanny; Perri, Stefania
Design of Leading Zero Counters on FPGAs 1-gen-2023 Perri, Stefania; Spagnolo, Fanny; Frustaci, Fabio; Corsonello, Pasquale
Design of Real-Time FPGA-based Embedded System for Stereo Vision 1-gen-2018 Perri, Stefania; Frustaci, Fabio; Spagnolo, Fanny; Corsonello, Pasquale
Designing Energy-Efficient Approximate Multipliers 1-gen-2022 Perri, Stefania; Spagnolo, Fanny; Frustaci, Fabio; Corsonello, Pasquale