IRIS
LANUZZA, Marco
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
EU - Europa 85
NA - Nord America 5
AS - Asia 2
Totale 92
Salva come PNG Salva come JPEG
Nazione #
IT - Italia 79
US - Stati Uniti d'America 5
DK - Danimarca 2
FR - Francia 2
TW - Taiwan 2
CZ - Repubblica Ceca 1
NL - Olanda 1
Totale 92
Salva come PNG Salva come JPEG
Città #
Rende 69
Cosenza 2
Hsinchu 2
Hvidovre 2
Mascalucia 2
Ashburn 1
Atlanta 1
Bari 1
Catania 1
Council Bluffs 1
Lessolo 1
Mountain View 1
Solemint 1
Totale 85
Salva come PNG Salva come JPEG
Nome #
An Ultralow-Voltage Energy-Efficient Level Shifter, file 5c1da073-62ce-4f8f-bf80-16b5e5cad8b3 18
A comparative study of MWT architectures by means of numerical simulations, file ddc632d3-7da7-321f-e053-1705fe0abc09 6
Low-Power Level Shifter for Multi-Supply Voltage Designs, file ddc632d3-a51c-321f-e053-1705fe0abc09 6
Optimization of Rear Point Contact Geometry by Means of 3-D Numerical Simulation, file ddc632d3-7d15-321f-e053-1705fe0abc09 5
Assessment of InAs/AlGaSb Tunnel-FET Virtual Technology Platform for Low-Power Digital Circuits, file ddc632d3-7a71-321f-e053-1705fe0abc09 4
Opto-electrical modelling and optimization study of a novel IBC c-Si solar cell, file ddc632d4-42c7-321f-e053-1705fe0abc09 3
A Variation-Aware Timing Modeling Approach for Write Operation in Hybrid CMOS/STT-MTJ Circuits, file ddc632d4-53b4-321f-e053-1705fe0abc09 3
FASTA: Revisiting Fully Associative Memories in Computer Microarchitecture, file 74bea0da-37fc-4629-9a7d-8898b30d286a 2
Low bit rate image compression core for onboard space applications, file ddc632d3-4f68-321f-e053-1705fe0abc09 2
Design and Implementation of a Low Bit-Rate On-Board Satellite Wavelet-based Compression Core, file ddc632d3-836b-321f-e053-1705fe0abc09 2
An Efficient and Low-Cost Design Methodology to Improve SRAM-based FPGA Robustness in Space and Avionics Applications, file ddc632d3-8618-321f-e053-1705fe0abc09 2
An efficient wavelet image encoder for FPGA-based design, file ddc632d3-8637-321f-e053-1705fe0abc09 2
Designing High-Speed Adders in Power-Constrained Environments, file ddc632d3-a8fc-321f-e053-1705fe0abc09 2
A Compact Model with Spin-Polarization Asymmetry for Nanoscaled Perpendicular MTJs, file ddc632d4-3f84-321f-e053-1705fe0abc09 2
Understanding the Potential and Limitations of Tunnel FETs for Low-Voltage Analog/Mixed-Signal Circuits, file ddc632d4-40f9-321f-e053-1705fe0abc09 2
Mixed Tunnel-FET/MOSFET Level Shifters: A New Proposal to Extend the Tunnel-FET Application Domain, file ddc632d4-451b-321f-e053-1705fe0abc09 2
Low-power split-path data-driven dynamic logic, file ddc632d3-5639-321f-e053-1705fe0abc09 1
Performance and reliability of ultra-thin oxide nMOSFETs under variable body bias, file ddc632d3-5fa5-321f-e053-1705fe0abc09 1
Benchmarks of a III-V TFET technology platform against the 10-nm CMOS FinFET technology node considering basic arithmetic circuits, file ddc632d3-6292-321f-e053-1705fe0abc09 1
Design Space Exploration of Split-Path Data Driven Dynamic Full Adder, file ddc632d3-7108-321f-e053-1705fe0abc09 1
A new low-power high-speed single-clock-cycle binary comparator, file ddc632d3-8157-321f-e053-1705fe0abc09 1
Cost-Effective Low-power Processor-In-Memory-based Reconfigurable datapath for Multimedia Applications, file ddc632d3-8250-321f-e053-1705fe0abc09 1
Impact of random process variations on different 65nm SRAM cell topologies, file ddc632d3-8266-321f-e053-1705fe0abc09 1
Self-Repairing SRAM architecture to mitigate the inter-die process variations at 65nm technology, file ddc632d3-8554-321f-e053-1705fe0abc09 1
Fully-Synthesizable Reconfigurable Multiplier for High-Performance Multimedia Processors, file ddc632d3-898c-321f-e053-1705fe0abc09 1
SIMD 2-D Convolver for Fast FPGA-based Image and Video Processors, file ddc632d3-9b02-321f-e053-1705fe0abc09 1
Design and evaluation of an energy-delay-area efficient datapath for coarse-grain reconfigurable computing systems, file ddc632d3-9c09-321f-e053-1705fe0abc09 1
A Self-Hosting Configuration Management System to Mitigate the Impact of Radiation-Induced Multi-Bit Upsets in SRAM-Based FPGAs, file ddc632d3-9d2d-321f-e053-1705fe0abc09 1
Variability-Aware Analysis of Hybrid MTJ/CMOS Circuits by a Micromagnetic-Based Simulation Framework, file ddc632d3-9d79-321f-e053-1705fe0abc09 1
Impact of Process Variations on Flip-Flops Energy and Timing Characteristics, file ddc632d3-9dd6-321f-e053-1705fe0abc09 1
Variable precision arithmetic circuits for FPGA-based multimedia processors, file ddc632d3-a22d-321f-e053-1705fe0abc09 1
Over/Undershooting Effects in Accurate Buffer Delay Model for Sub-Threshold Domain, file ddc632d3-a3f9-321f-e053-1705fe0abc09 1
Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications, file ddc632d3-a739-321f-e053-1705fe0abc09 1
A high-performance fully reconfigurable FPGA-based 2D convolution processor, file ddc632d3-a8ba-321f-e053-1705fe0abc09 1
Comparative analysis of yield optimized pulsed flip-flops, file ddc632d3-b04a-321f-e053-1705fe0abc09 1
Design of Energy Aware Adder Circuits Considering Random Intra-Die Process Variations, file ddc632d3-b0ab-321f-e053-1705fe0abc09 1
Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates, file ddc632d3-b17d-321f-e053-1705fe0abc09 1
MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing, file ddc632d3-bb14-321f-e053-1705fe0abc09 1
A novel ICA-based hardware system for reconfigurable and portable BCI, file ddc632d4-44d3-321f-e053-1705fe0abc09 1
Early Assessment of Tunnel-FET for Energy-Efficient Logic Circuits, file ddc632d4-497b-321f-e053-1705fe0abc09 1
Fast and Wide Range Voltage Conversion in Multi-Supply Voltage Designs, file ddc632d4-4bbb-321f-e053-1705fe0abc09 1
Skyrmion based microwave detectors and harvesting, file ddc632d4-4c82-321f-e053-1705fe0abc09 1
Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI, file ddc632d4-4f0a-321f-e053-1705fe0abc09 1
Impact of process variations on pulsed flip-flops: Yield improving circuit-level techniques and comparative analysis, file ddc632d4-5155-321f-e053-1705fe0abc09 1
Exploiting STT-MRAMs for Cryogenic Non-Volatile Cache Applications, file ddc632d5-d50f-321f-e053-1705fe0abc09 1
Totale 92
Salva come PNG Salva come JPEG
Categoria #
all - tutte 139
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 139
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/20201 0 0 0 0 0 0 0 0 0 1 0 0
2020/202119 0 0 0 0 1 0 1 13 3 0 1 0
2021/20223 0 0 0 0 0 0 0 0 0 0 0 3
2022/202310 3 0 0 0 0 1 0 1 0 2 1 2
2023/202410 1 0 1 0 0 3 3 0 1 1 0 0
Totale 92