Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI