In this paper, the impact of different dynamic logic design styles is evaluated considering as benchmark a fast carryskip adder. Four different adder designs were implemented in standard domino, footless domino, data driven dynamic, and dynamic hybrid (standard domino + data driven dynamic) logic design styles, by exploiting the STMicroelectronics 45nm 1V CMOS technology. When applied to a 32-bit carry-skip adder, the data driven dynamic approach assures an energy-delay product 29%, 33% and 39% lower than the standard domino, footless domino, and dynamic hybrid implementations, respectively.

Design and evaluation of high-speed energy-aware carry skip adders

DE ROSE R;LANUZZA, Marco;FRUSTACI F.
2010-01-01

Abstract

In this paper, the impact of different dynamic logic design styles is evaluated considering as benchmark a fast carryskip adder. Four different adder designs were implemented in standard domino, footless domino, data driven dynamic, and dynamic hybrid (standard domino + data driven dynamic) logic design styles, by exploiting the STMicroelectronics 45nm 1V CMOS technology. When applied to a 32-bit carry-skip adder, the data driven dynamic approach assures an energy-delay product 29%, 33% and 39% lower than the standard domino, footless domino, and dynamic hybrid implementations, respectively.
2010
978-161284151-9
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.11770/164634
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 3
  • ???jsp.display-item.citation.isi??? 3
social impact