Gate-level body biasing for subthreshold logic circuits: analytical modeling and design guidelines