This paper shows the steps to set up a simulation framework for perpendicular spin-transfer torque (STT)-magnetic tunnel junctions (MTJs) with double-barrier and two antiparallel reference layers (DMTJs). The approach is based on a Verilog-A analytical compact model that properly takes into account the effect of the DMTJ physical stack on both resistance and statistical switching characteristics. Validation results demonstrate a good agreement of analytical calculations with both numerical simulations and experimental data. To test the functionality of the developed Verilog-A code in hybrid CMOS/STT-MTJ circuit simulations, we have investigated the performance of a non-volatile flip-flop (NVFF) implemented with DMTJs and FinFETs in comparison with its single-barrier MTJ (SMTJ)-based counterpart. The reduced switching current of DMTJs allows reducing the backup time and energy by a factor of 3X and 6.1X, respectively. Such benefits are obtained along with smaller area occupation and better performance in the flip-flop (FF) active operation mode.

Compact Modeling of Perpendicular STT-MTJs with Double Reference Layers

De Rose R.;Crupi F.;Lanuzza M.
2019-01-01

Abstract

This paper shows the steps to set up a simulation framework for perpendicular spin-transfer torque (STT)-magnetic tunnel junctions (MTJs) with double-barrier and two antiparallel reference layers (DMTJs). The approach is based on a Verilog-A analytical compact model that properly takes into account the effect of the DMTJ physical stack on both resistance and statistical switching characteristics. Validation results demonstrate a good agreement of analytical calculations with both numerical simulations and experimental data. To test the functionality of the developed Verilog-A code in hybrid CMOS/STT-MTJ circuit simulations, we have investigated the performance of a non-volatile flip-flop (NVFF) implemented with DMTJs and FinFETs in comparison with its single-barrier MTJ (SMTJ)-based counterpart. The reduced switching current of DMTJs allows reducing the backup time and energy by a factor of 3X and 6.1X, respectively. Such benefits are obtained along with smaller area occupation and better performance in the flip-flop (FF) active operation mode.
2019
Compact model; double-barrier MTJ; non-volatile flip-flop (NVFF); STT switching
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.11770/299229
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 25
  • ???jsp.display-item.citation.isi??? 23
social impact