Device-to-system level simulation framework for STT-DMTJ based cache memory