VATALARO, Massimo

VATALARO, Massimo  

Dipartimento di Ingegneria Informatica, Modellistica, Elettronica e Sistemistica  

Mostra records
Risultati 1 - 8 di 8 (tempo di esecuzione: 0.002 secondi).
Titolo Data di pubblicazione Autore(i) File
A low-voltage, low-power reconfigurable current-mode softmax circuit for analog neural networks 1-gen-2021 Vatalaro, M.; Lanuzza, M.; Crupi, F.; Moposita, T.; Trojman, L.; Vladimirescu, A.; Strangio, S.
Experimental analysis of variability in WS2-based devices for hardware security 1-gen-2023 Vatalaro, M.; Neill, H.; Gity, F.; Magnone, P.; Maccaronio, V.; Marquez, C.; Galdon, J. C.; Gamiz, F.; Crupi, F.; Hurley, P.; De Rose, R.
Exploring the Usage of Fast Carry Chains to Implement Multistage Ring Oscillators on FPGAs: Design and Characterization 1-gen-2024 Spagnolo, Fanny; Perri, Stefania; Vatalaro, Massimo; Frustaci, Fabio; Crupi, Felice; Corsonello, Pasquale
Highly Stable PUFs Based on Stacked Voltage Divider for Near-Zero BER Native Sensitivity to Voltage Variations 1-gen-2024 Vatalaro, M; De Rose, R; Maccaronio, V; Lanuzza, M; Crupi, F
Making IoT Services Accountable: A Solution Based on Blockchain and Physically Unclonable Functions 1-gen-2019 Felicetti, Carmelo; Furfaro, Angelo; Saccà, Domenico; Vatalaro, Massimo; Lanuzza, Marco; Crupi, Felice
PUF-Based Authentication-Oriented Architecture for Identification Tags 1-gen-2024 Rullo, A.; Felicetti, C.; Vatalaro, M.; De Rose, R.; Lanuzza, M.; Crupi, F.; Sacca, D.
Stability-Area Trade-off in Static CMOS PUF Based on 4T Subthreshold Voltage Divider 1-gen-2022 Vatalaro, M.; De Rose, R.; Lanuzza, M.; Crupi, F.
Static CMOS Physically Unclonable Function Based on 4T Voltage Divider With 0.6%-1.5% Bit Instability at 0.4-1.8 V Operation in 180 nm 1-gen-2022 Vatalaro, M.; De Rose, R.; Lanuzza, M.; Crupi, F.