Assessment of STT-MRAM performance at nanoscaled technology nodes using a device-to-memory simulation framework