Sfoglia per Autore
Operating Region Modelling and Timing Analysis of CMOS Gates Driving Transmission Line
2002-01-01 Cappuccino, Gregorio; Cocorullo, G.
Impact of Channel-Length Modulation on the Transient Response of CMOS Gates Driving LC-Lines
2003-01-01 Cappuccino, Gregorio; Crupi, F.
Operating Region Modelling of Deep-submicron CMOS Buffers Driving Global Scope Inductive Interconnects
2003-01-01 Cappuccino, Gregorio
Operating Mode Analysis of Deep-Submicron CMOS Buffers Driving Inductive Interconnects
2003-01-01 Cappuccino, Gregorio
Channel Widening Effect on the Effective Output Resistance of Deep-Submicron CMOS Line Driver and its Application to Repeater Insertion
2005-01-01 A., Pugliese; F., Corapi; Cappuccino, Gregorio
Metodologia per la progettazione della rete di compensazione di un amplificatore innestato di Miller tramite contorno delle radici
2005-01-01 Cappuccino, Gregorio; Pugliese, A; Cocorullo, G.
Progettazione e Realizzazione di un Sistema Cambio Elettroattuato per Kart da Competizione
2005-01-01 Cappuccino, Gregorio; Cugliari, F; Giampà, F; Muzzupappa, Maurizio
Effective Models for Electronic Devices Interconnect: a final user perspective
2005-01-01 Cappuccino, Gregorio
Fiber Bragg grating sensors based system for strain measurements
2005-01-01 Iodice, M.; Striano, V.; Cappuccino, Gregorio; Palumbo, A.; Cocorullo, G.
Nested Miller compensation capacitor sizing rules for fast-settling amplifier design
2005-01-01 Pugliese, A; Cappuccino, Gregorio; Cocorullo, G.
Output Resistance Scaling Model for Deep-Submicron Cmos Buffers for Timing Performance Optimisation
2005-01-01 Cappuccino, Gregorio; Pugliese, A.; Cocorullo, G.
Buffer output capacitance effect on NoC line drivers performance
2006-01-01 Cappuccino, Gregorio; Pugliese, A; Cocorullo, G.
Output Capacitance Effect on CMOS Line Repeaters
2006-01-01 Pugliese, A; Cappuccino, Gregorio; Cocorullo, G.
A Simple MOSFET Parasitic Capacitance Model and Its Application to Repeater Insertion Technique
2006-01-01 Pugliese, A; Cappuccino, Gregorio; Cocorullo, G.
Correct Modelling of Nested Miller Compensated Amplifier for Discrete-Time Applications
2006-01-01 Pugliese, A; Cappuccino, Gregorio; Cocorullo, Giuseppe
Simulation of PCB Structures for Ultra Gigabit Communication
2007-01-01 Urbano, D; Cappuccino, Gregorio; Arnieri, Emilio; Amendola, G. D.
Design Methodology of Nested Miller Amplifiers for Small Capacitive Loads
2007-01-01 Pugliese, A; Cappuccino, Gregorio; Cocorullo, G.
Settling Time Optimisation for Two-Stage CMOS Amplifiers With Current-Buffer Miller Compensation
2007-01-01 Pugliese, A; Amoroso, F. A.; Cappuccino, Gregorio; Cocorullo, G.
Integrated Waveguides for Ultra-High Speed Interconnects
2007-01-01 Urbano, D; Cappuccino, Gregorio; Arnieri, E; Amendola, G. D.
Impact of the variable output resistance on the transient response of LC transmission line CMOS buffers and its model
2007-01-01 Cappuccino, Gregorio; Crupi, Felice; Pugliese, A.
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile