IRIS
TACO LASSO, Edison Ramiro
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 2.082
AS - Asia 1.499
EU - Europa 446
SA - Sud America 426
AF - Africa 45
OC - Oceania 5
Continente sconosciuto - Info sul continente non disponibili 1
Totale 4.504
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 2.030
SG - Singapore 698
BR - Brasile 304
CN - Cina 278
VN - Vietnam 204
HK - Hong Kong 133
UA - Ucraina 117
DE - Germania 80
IT - Italia 69
AR - Argentina 54
KR - Corea 45
IQ - Iraq 27
FI - Finlandia 26
NL - Olanda 26
SE - Svezia 25
CA - Canada 23
EC - Ecuador 22
RU - Federazione Russa 21
TR - Turchia 18
GB - Regno Unito 15
ID - Indonesia 15
IN - India 15
MX - Messico 15
PY - Paraguay 15
FR - Francia 13
BD - Bangladesh 12
BE - Belgio 11
CO - Colombia 11
SN - Senegal 11
AT - Austria 10
ZA - Sudafrica 9
MA - Marocco 8
VE - Venezuela 7
ES - Italia 6
UZ - Uzbekistan 6
NP - Nepal 5
PK - Pakistan 5
AE - Emirati Arabi Uniti 4
AL - Albania 4
CL - Cile 4
EG - Egitto 4
JO - Giordania 4
KG - Kirghizistan 4
MD - Moldavia 4
PE - Perù 4
AU - Australia 3
ET - Etiopia 3
IE - Irlanda 3
KE - Kenya 3
PA - Panama 3
PL - Polonia 3
SA - Arabia Saudita 3
TT - Trinidad e Tobago 3
UY - Uruguay 3
BH - Bahrain 2
BO - Bolivia 2
BY - Bielorussia 2
CR - Costa Rica 2
GE - Georgia 2
GT - Guatemala 2
IR - Iran 2
JM - Giamaica 2
JP - Giappone 2
KW - Kuwait 2
KZ - Kazakistan 2
LV - Lettonia 2
PS - Palestinian Territory 2
PT - Portogallo 2
RO - Romania 2
SY - Repubblica araba siriana 2
TN - Tunisia 2
AF - Afghanistan, Repubblica islamica di 1
AM - Armenia 1
AZ - Azerbaigian 1
BW - Botswana 1
CH - Svizzera 1
DO - Repubblica Dominicana 1
DZ - Algeria 1
GA - Gabon 1
HR - Croazia 1
KI - Kiribati 1
MY - Malesia 1
NA - Namibia 1
NO - Norvegia 1
OM - Oman 1
PG - Papua Nuova Guinea 1
PH - Filippine 1
PR - Porto Rico 1
QA - Qatar 1
RS - Serbia 1
SK - Slovacchia (Repubblica Slovacca) 1
SL - Sierra Leone 1
XK - ???statistics.table.value.countryCode.XK??? 1
Totale 4.504
Salva come PNG Salva come JPEG
Città #
Dallas 1.303
Singapore 256
Hong Kong 127
Chandler 93
Beijing 90
Ho Chi Minh City 69
Boardman 59
Hefei 58
Jacksonville 56
Hanoi 52
Ashburn 48
Seoul 44
San Mateo 35
Dearborn 34
Helsinki 24
São Paulo 24
Lawrence 22
Roxbury 22
Amsterdam 20
Shanghai 19
Des Moines 18
Rende 18
Milan 17
Cambridge 15
Bremen 14
Los Angeles 13
Haiphong 12
Brussels 11
Dakar 11
Izmir 11
Ogden 11
The Dalles 11
Tianjin 10
Da Nang 9
San Francisco 9
Toronto 9
Asunción 8
New York 8
Ottawa 8
Quito 8
Vienna 8
Ann Arbor 7
Baghdad 7
Catanzaro 7
Columbus 7
Rio de Janeiro 7
Santa Clara 7
Biên Hòa 6
Brooklyn 6
Chicago 6
Council Bluffs 6
Curitiba 6
Johannesburg 6
Salvador 6
Tashkent 6
West Jordan 6
Campinas 5
Chennai 5
Guayaquil 5
Hải Dương 5
Seattle 5
Thái Nguyên 5
Amman 4
Atlanta 4
Bishkek 4
Bragança Paulista 4
Brasília 4
Buenos Aires 4
Can Tho 4
Caxias do Sul 4
Falkenstein 4
Fortaleza 4
Itajaí 4
London 4
Monmouth Junction 4
Montreal 4
Addis Ababa 3
Ankara 3
Bari 3
Belo Horizonte 3
Berazategui 3
Casablanca 3
Charlotte 3
Chisinau 3
Duque de Caxias 3
Franca 3
Goiânia 3
Guangzhou 3
Guarulhos 3
Ha Long 3
Hillsboro 3
Inglewood 3
Ipatinga 3
Jequié 3
Kathmandu 3
Lanús 3
Maceió 3
Monte Grande 3
Morón 3
Moscow 3
Totale 2.948
Salva come PNG Salva come JPEG
Nome #
A 0.8-V, 1.54-pJ/940-MHz Dual-Mode Logic-Based 16×16-b Booth Multiplier in 16-nm FinFET 1.410
A 180 nm Low-Cost Operational Amplifier for IoT Applications 135
Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI 110
An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] dual-mode logic 8 × 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI 108
Evaluation of Dual Mode Logic in 28nm FD-SOI technology 104
Energy-delay tradeoffs of low-voltage dual mode logic in 28nm FD-SOI 101
Dynamic gate-level body biasing for subthreshold digital design 98
Gate-level body biasing for subthreshold logic circuits: analytical modeling and design guidelines 94
Extended Exploration of Low Granularity Back Biasing Control in 28nm UTBB FD-SOI Technology 93
Exploring back biasing opportunities in 28nm UTBB FD-SOI technology for subthreshold digital design 91
Live demo: An 88FJ / 40 MHz [0.4V] - 0.61PJ / 1GHz [0.9V] dual mode logic 8x8-bit multiplier accumulator with a self-adjustment mechanism in 28 nm FD-SOI 88
Improving speed and power characteristics of pulse-triggered flip-flops 84
Energy efficient self-adaptive dual mode logic address decoder 82
Exploiting single-well design for energy-efficient ultra-wide voltage range Dual Mode Logic -based digital circuits in 28nm FD-SOI technology 78
Low voltage Ripple Carry Adder with low-Granularity Dynamic Forward Back-Biasing in 28 nm UTBB FD-SOI 73
Ultralow voltage finFET-versus TFET-based STT-MRAM cells for iot applications 71
Ultra-low-voltage self-body biasing scheme and its application to basic arithmetic circuits 68
Exploiting TFET-based technology for energy-efficient STT-MRAM cells 61
Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths 60
Designing Precharge-Free Energy-Efficient Content-Addressable Memories 59
A Method for Mitigation of Droop Timing Errors Including a 500 MHz Droop Detector and Dual Mode Logic 59
High-Speed and Low-Energy Dual-Mode Logic based Single-Clack-Cycle Binary Comparator 59
Dual mode logic address decoder 58
Live demonstration: A 0.8V, 1.54 pJ / 940 MHz dual mode logic-based 16x16-bit booth multiplier in 16-nm FinFET 58
Method for mitigation of droop timing errors including a droop detector and dual mode logic 57
Towards Low-Power High-Performance Content-Addressable Memory: A Robust Precharge-Free Approach 57
Reconfigurable CMOS/STT-MTJ Non-Volatile Circuit for Logic-in-Memory Applications 56
IoT sensor nodes for air pollution monitoring: a review 56
720p-HD Gray-scale and Color Images Shape Recognition System Implementation on an FPGA Platform with a 1080pFull-HD HDMI Interface using a Hu Moments Algorithm 55
Low Matchline Voltage Swing Content-Addressable Memory Cell 54
DMTJ-Based Non-Volatile Ternary Content Addressable Memory for Energy-Efficient High-Performance Systems 52
Robust dual mode pass logic (DMPL) for energy efficiency and high performance 51
Design of an Air Pollution Monitoring System Based on a Low-Cost Sensor Node 49
Live Demo: Silicon evaluation of multimode dual mode logic for PVT-aware datapaths 49
XNOR-Bitcount Operation Exploiting Computing-In-Memory With STT-MRAMs 47
Energy-Efficient FinFET-Versus TFET-Based STT-MRAM Bitcells 46
Voltage and Technology Scaling of DMTJ-based STT-MRAMs for Energy-Efficient Embedded Memories 42
FlexDML: High Utilization Configurable Multimode Arithmetic Units Featuring Dual Mode Logic 42
Process variation-aware datapath employing dual mode logic 42
RF-DC Multiplier for RF Energy Harvester based on 32nm and TFET technologies 42
Assessment of 10 nm Tunnel-FETs and FinFETs transistors for ultra-low voltage and high-speed digital circuits 42
Valorization of ripe banana peels and cocoa pod husk hydrochars as green sustainable “low loss” dielectric materials 41
Efficiency of Dual Mode Logic in Nanoscale Technology Nodes 40
Voltage-Divider-Based Binary and Ternary Content-Addressable Memory (CAM) Exploiting Double-Barrier Magnetic Tunnel Junction 39
Performance Benchmarking of TFET and FinFET Digital Circuits from a Synthesis-Based Perspective 39
Non-Volatile Content-Addressable Memory for Energy-Efficient & High-Performance Search and Update Operations 37
Effects of the technology scaling down to 28nm on Ultra-Low Voltage and Power OTA performance using TCAD simulations 37
Assessment of a universal logic gate and a full adder circuit based on CMOS-memristor technology 35
Programmable All-in-One 4×8-/2×16-/1×32-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow 33
Performance Benchmarking of FinFET- and TFET-Based STT-MRAM Bitcells Operating at Ultra-Low Voltages 31
From 32 nm to TFET Technology: New Perspectives for Ultra-Scaled RF-DC Multiplier Circuits 29
Implementation of 32nm MD5 Crypto-Processor using Different Topographical Synthesis Techniques and Comparison with 500nm Node 25
IEEE CASS Tour Ecuador 2023 25
Process variation-aware datapath employing dual mode logic 21
Totale 4.573
Salva come PNG Salva come JPEG
Categoria #
all - tutte 23.006
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 23.006
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/202148 0 0 0 0 0 10 0 17 0 12 1 8
2021/2022234 11 47 0 17 7 2 6 36 4 3 31 70
2022/2023242 31 33 9 20 46 17 2 21 31 10 11 11
2023/2024161 18 8 14 6 7 7 3 13 18 21 10 36
2024/2025817 7 66 17 50 83 80 76 23 85 27 73 230
2025/20262.866 326 397 1.191 330 501 121 0 0 0 0 0 0
Totale 4.573