IRIS
TACO LASSO, Edison Ramiro
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 2.319
AS - Asia 1.859
SA - Sud America 549
EU - Europa 545
AF - Africa 82
OC - Oceania 5
Continente sconosciuto - Info sul continente non disponibili 1
Totale 5.360
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 2.246
SG - Singapore 769
BR - Brasile 370
VN - Vietnam 321
CN - Cina 314
HK - Hong Kong 144
UA - Ucraina 120
IT - Italia 87
DE - Germania 84
AR - Argentina 70
FR - Francia 65
KR - Corea 46
IN - India 42
IQ - Iraq 39
EC - Ecuador 33
CA - Canada 28
NL - Olanda 28
BD - Bangladesh 27
FI - Finlandia 26
MX - Messico 25
SE - Svezia 25
RU - Federazione Russa 24
TR - Turchia 24
ID - Indonesia 20
VE - Venezuela 18
CO - Colombia 17
PY - Paraguay 17
GB - Regno Unito 16
SN - Senegal 15
ZA - Sudafrica 15
MA - Marocco 14
BE - Belgio 12
CL - Cile 12
AT - Austria 11
ES - Italia 10
PK - Pakistan 10
TN - Tunisia 10
NP - Nepal 9
PH - Filippine 8
SA - Arabia Saudita 8
AE - Emirati Arabi Uniti 7
EG - Egitto 7
MY - Malesia 7
UZ - Uzbekistan 7
DZ - Algeria 6
KG - Kirghizistan 6
PE - Perù 6
ET - Etiopia 5
JO - Giordania 5
KE - Kenya 5
AL - Albania 4
AZ - Azerbaigian 4
IE - Irlanda 4
MD - Moldavia 4
OM - Oman 4
PA - Panama 4
PS - Palestinian Territory 4
AU - Australia 3
BG - Bulgaria 3
BO - Bolivia 3
GE - Georgia 3
GT - Guatemala 3
IL - Israele 3
KZ - Kazakistan 3
LB - Libano 3
PL - Polonia 3
PT - Portogallo 3
RO - Romania 3
SY - Repubblica araba siriana 3
TT - Trinidad e Tobago 3
UY - Uruguay 3
BH - Bahrain 2
BY - Bielorussia 2
CR - Costa Rica 2
GA - Gabon 2
GR - Grecia 2
HN - Honduras 2
HR - Croazia 2
IR - Iran 2
JM - Giamaica 2
JP - Giappone 2
KW - Kuwait 2
LV - Lettonia 2
NI - Nicaragua 2
QA - Qatar 2
TH - Thailandia 2
TW - Taiwan 2
AF - Afghanistan, Repubblica islamica di 1
AM - Armenia 1
BN - Brunei Darussalam 1
BW - Botswana 1
CH - Svizzera 1
DO - Repubblica Dominicana 1
HU - Ungheria 1
KI - Kiribati 1
LA - Repubblica Popolare Democratica del Laos 1
MM - Myanmar 1
NA - Namibia 1
NO - Norvegia 1
PG - Papua Nuova Guinea 1
Totale 5.355
Salva come PNG Salva come JPEG
Città #
Dallas 1.306
Singapore 301
San Jose 143
Hong Kong 137
Ho Chi Minh City 106
Beijing 101
Ashburn 93
Chandler 93
Hanoi 88
Boardman 59
Hefei 58
Jacksonville 56
Lauterbourg 45
Seoul 44
San Mateo 35
Dearborn 34
São Paulo 28
Helsinki 24
Lawrence 22
Roxbury 22
Amsterdam 21
Milan 19
Shanghai 19
Des Moines 18
Rende 18
Haiphong 17
Cambridge 15
Dakar 15
Los Angeles 15
Bremen 14
Da Nang 14
Baghdad 12
Brussels 12
New York 12
Quito 12
Izmir 11
Ogden 11
Rio de Janeiro 11
The Dalles 11
Tianjin 11
Council Bluffs 9
San Francisco 9
Santa Clara 9
Toronto 9
Asunción 8
Guayaquil 8
Ottawa 8
Vienna 8
Ann Arbor 7
Biên Hòa 7
Brooklyn 7
Buenos Aires 7
Campinas 7
Can Tho 7
Catanzaro 7
Chicago 7
Columbus 7
Curitiba 7
Johannesburg 7
Salvador 7
Tashkent 7
Bishkek 6
London 6
Thái Nguyên 6
West Jordan 6
Abu Dhabi 5
Addis Ababa 5
Amman 5
Bengaluru 5
Brasília 5
Chennai 5
Fortaleza 5
Hải Dương 5
Nairobi 5
Orem 5
Santiago 5
Seattle 5
Atlanta 4
Belo Horizonte 4
Bragança Paulista 4
Caxias do Sul 4
Falkenstein 4
Goiânia 4
Guangzhou 4
Itajaí 4
Kuala Lumpur 4
Medellín 4
Monmouth Junction 4
Montreal 4
Osasco 4
Recife 4
Thái Bình 4
Tunis 4
Ankara 3
Bari 3
Belém 3
Berazategui 3
Bogotá 3
Bắc Ninh 3
Cairo 3
Totale 3.411
Salva come PNG Salva come JPEG
Nome #
A 0.8-V, 1.54-pJ/940-MHz Dual-Mode Logic-Based 16×16-b Booth Multiplier in 16-nm FinFET 1.440
A 180 nm Low-Cost Operational Amplifier for IoT Applications 152
Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI 141
An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] dual-mode logic 8 × 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI 125
Evaluation of Dual Mode Logic in 28nm FD-SOI technology 117
Dynamic gate-level body biasing for subthreshold digital design 115
Gate-level body biasing for subthreshold logic circuits: analytical modeling and design guidelines 114
Extended Exploration of Low Granularity Back Biasing Control in 28nm UTBB FD-SOI Technology 112
Energy-delay tradeoffs of low-voltage dual mode logic in 28nm FD-SOI 112
Live demo: An 88FJ / 40 MHz [0.4V] - 0.61PJ / 1GHz [0.9V] dual mode logic 8x8-bit multiplier accumulator with a self-adjustment mechanism in 28 nm FD-SOI 107
Exploring back biasing opportunities in 28nm UTBB FD-SOI technology for subthreshold digital design 106
Exploiting single-well design for energy-efficient ultra-wide voltage range Dual Mode Logic -based digital circuits in 28nm FD-SOI technology 97
Improving speed and power characteristics of pulse-triggered flip-flops 96
Energy efficient self-adaptive dual mode logic address decoder 93
Dual mode logic address decoder 87
Ultralow voltage finFET-versus TFET-based STT-MRAM cells for iot applications 83
Method for mitigation of droop timing errors including a droop detector and dual mode logic 82
Low voltage Ripple Carry Adder with low-Granularity Dynamic Forward Back-Biasing in 28 nm UTBB FD-SOI 80
Designing Precharge-Free Energy-Efficient Content-Addressable Memories 79
Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths 79
Exploiting TFET-based technology for energy-efficient STT-MRAM cells 77
A Method for Mitigation of Droop Timing Errors Including a 500 MHz Droop Detector and Dual Mode Logic 75
Ultra-low-voltage self-body biasing scheme and its application to basic arithmetic circuits 75
Live demonstration: A 0.8V, 1.54 pJ / 940 MHz dual mode logic-based 16x16-bit booth multiplier in 16-nm FinFET 73
Towards Low-Power High-Performance Content-Addressable Memory: A Robust Precharge-Free Approach 72
High-Speed and Low-Energy Dual-Mode Logic based Single-Clack-Cycle Binary Comparator 72
Reconfigurable CMOS/STT-MTJ Non-Volatile Circuit for Logic-in-Memory Applications 71
720p-HD Gray-scale and Color Images Shape Recognition System Implementation on an FPGA Platform with a 1080pFull-HD HDMI Interface using a Hu Moments Algorithm 71
Low Matchline Voltage Swing Content-Addressable Memory Cell 70
IoT sensor nodes for air pollution monitoring: a review 69
XNOR-Bitcount Operation Exploiting Computing-In-Memory With STT-MRAMs 67
DMTJ-Based Non-Volatile Ternary Content Addressable Memory for Energy-Efficient High-Performance Systems 65
Energy-Efficient FinFET-Versus TFET-Based STT-MRAM Bitcells 65
Live Demo: Silicon evaluation of multimode dual mode logic for PVT-aware datapaths 61
Design of an Air Pollution Monitoring System Based on a Low-Cost Sensor Node 59
Robust dual mode pass logic (DMPL) for energy efficiency and high performance 59
From 32 nm to TFET Technology: New Perspectives for Ultra-Scaled RF-DC Multiplier Circuits 58
FlexDML: High Utilization Configurable Multimode Arithmetic Units Featuring Dual Mode Logic 57
Assessment of 10 nm Tunnel-FETs and FinFETs transistors for ultra-low voltage and high-speed digital circuits 57
Efficiency of Dual Mode Logic in Nanoscale Technology Nodes 55
Valorization of ripe banana peels and cocoa pod husk hydrochars as green sustainable “low loss” dielectric materials 54
Effects of the technology scaling down to 28nm on Ultra-Low Voltage and Power OTA performance using TCAD simulations 53
Performance Benchmarking of TFET and FinFET Digital Circuits from a Synthesis-Based Perspective 53
Voltage and Technology Scaling of DMTJ-based STT-MRAMs for Energy-Efficient Embedded Memories 52
RF-DC Multiplier for RF Energy Harvester based on 32nm and TFET technologies 52
Programmable All-in-One 4×8-/2×16-/1×32-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow 50
Non-Volatile Content-Addressable Memory for Energy-Efficient & High-Performance Search and Update Operations 50
Voltage-Divider-Based Binary and Ternary Content-Addressable Memory (CAM) Exploiting Double-Barrier Magnetic Tunnel Junction 50
Assessment of a universal logic gate and a full adder circuit based on CMOS-memristor technology 49
Process variation-aware datapath employing dual mode logic 48
Performance Benchmarking of FinFET- and TFET-Based STT-MRAM Bitcells Operating at Ultra-Low Voltages 45
Implementation of 32nm MD5 Crypto-Processor using Different Topographical Synthesis Techniques and Comparison with 500nm Node 41
IEEE CASS Tour Ecuador 2023 35
Process variation-aware datapath employing dual mode logic 30
Improved Design of a Low-Cost, Mobile and Modular Air Pollution Monitoring System 23
Totale 5.430
Salva come PNG Salva come JPEG
Categoria #
all - tutte 24.740
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 24.740
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/202121 0 0 0 0 0 0 0 0 0 12 1 8
2021/2022234 11 47 0 17 7 2 6 36 4 3 31 70
2022/2023242 31 33 9 20 46 17 2 21 31 10 11 11
2023/2024161 18 8 14 6 7 7 3 13 18 21 10 36
2024/2025817 7 66 17 50 83 80 76 23 85 27 73 230
2025/20263.723 326 397 1.191 330 505 193 295 120 155 211 0 0
Totale 5.430