IRIS
TACO LASSO, Edison Ramiro
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 2.671
AS - Asia 1.990
EU - Europa 673
SA - Sud America 556
AF - Africa 82
Continente sconosciuto - Info sul continente non disponibili 71
OC - Oceania 5
Totale 6.048
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 2.581
SG - Singapore 788
BR - Brasile 372
CN - Cina 358
VN - Vietnam 325
IT - Italia 204
HK - Hong Kong 150
UA - Ucraina 120
DE - Germania 85
BD - Bangladesh 76
AR - Argentina 70
FR - Francia 65
KR - Corea 46
IN - India 45
IQ - Iraq 39
CA - Canada 35
EC - Ecuador 33
NL - Olanda 29
MX - Messico 27
FI - Finlandia 26
RU - Federazione Russa 25
SE - Svezia 25
TR - Turchia 24
CO - Colombia 21
GB - Regno Unito 21
ID - Indonesia 20
VE - Venezuela 19
PY - Paraguay 17
SN - Senegal 15
ZA - Sudafrica 15
MA - Marocco 14
BE - Belgio 12
CL - Cile 12
AT - Austria 11
ES - Italia 11
MY - Malesia 11
NP - Nepal 10
PK - Pakistan 10
TN - Tunisia 10
PH - Filippine 8
SA - Arabia Saudita 8
AE - Emirati Arabi Uniti 7
EG - Egitto 7
UZ - Uzbekistan 7
DZ - Algeria 6
KG - Kirghizistan 6
PE - Perù 6
ET - Etiopia 5
JO - Giordania 5
KE - Kenya 5
AL - Albania 4
AZ - Azerbaigian 4
GT - Guatemala 4
HN - Honduras 4
IE - Irlanda 4
MD - Moldavia 4
NI - Nicaragua 4
OM - Oman 4
PA - Panama 4
PS - Palestinian Territory 4
AU - Australia 3
BG - Bulgaria 3
BO - Bolivia 3
CR - Costa Rica 3
GE - Georgia 3
IL - Israele 3
JM - Giamaica 3
KZ - Kazakistan 3
LB - Libano 3
PL - Polonia 3
PT - Portogallo 3
RO - Romania 3
SY - Repubblica araba siriana 3
TT - Trinidad e Tobago 3
TW - Taiwan 3
UY - Uruguay 3
BH - Bahrain 2
BY - Bielorussia 2
GA - Gabon 2
GR - Grecia 2
HR - Croazia 2
IR - Iran 2
JP - Giappone 2
KW - Kuwait 2
LV - Lettonia 2
QA - Qatar 2
TH - Thailandia 2
AF - Afghanistan, Repubblica islamica di 1
AM - Armenia 1
BN - Brunei Darussalam 1
BW - Botswana 1
CH - Svizzera 1
CZ - Repubblica Ceca 1
DO - Repubblica Dominicana 1
HU - Ungheria 1
KI - Kiribati 1
LA - Repubblica Popolare Democratica del Laos 1
MM - Myanmar 1
MT - Malta 1
NA - Namibia 1
Totale 5.970
Salva come PNG Salva come JPEG
Città #
Dallas 1.311
Singapore 308
San Jose 151
Hong Kong 141
Council Bluffs 139
Ashburn 126
Ho Chi Minh City 107
Beijing 106
Chandler 93
Hanoi 90
Boardman 59
Hefei 59
Jacksonville 58
Lauterbourg 45
New York 44
Seoul 44
Milan 37
San Mateo 35
Dearborn 34
Santa Clara 31
São Paulo 28
Los Angeles 26
Rome 25
Helsinki 24
Lawrence 22
Rende 22
Roxbury 22
Amsterdam 21
Shanghai 19
Des Moines 18
Haiphong 17
Cambridge 15
Dakar 15
Bremen 14
Da Nang 14
Baghdad 12
Brussels 12
Quito 12
The Dalles 12
Izmir 11
Ogden 11
Rio de Janeiro 11
Tianjin 11
Toronto 11
Chicago 10
London 9
Naples 9
San Francisco 9
Asunción 8
Buffalo 8
Guayaquil 8
Ottawa 8
Vienna 8
Ann Arbor 7
Biên Hòa 7
Brooklyn 7
Buenos Aires 7
Campinas 7
Can Tho 7
Catanzaro 7
Columbus 7
Curitiba 7
Johannesburg 7
Salvador 7
Tashkent 7
Atlanta 6
Bishkek 6
Thái Nguyên 6
West Jordan 6
Abu Dhabi 5
Addis Ababa 5
Amman 5
Bari 5
Bengaluru 5
Brasília 5
Chennai 5
Fortaleza 5
Hải Dương 5
Kuala Lumpur 5
Montreal 5
Nairobi 5
Omaha 5
Orem 5
Palermo 5
Santiago 5
Seattle 5
Belo Horizonte 4
Bogotá 4
Bragança Paulista 4
Caracas 4
Caxias do Sul 4
Falkenstein 4
Goiânia 4
Guangzhou 4
Itajaí 4
Maceió 4
Medellín 4
Monmouth Junction 4
Mumbai 4
Osasco 4
Totale 3.749
Salva come PNG Salva come JPEG
Nome #
A 0.8-V, 1.54-pJ/940-MHz Dual-Mode Logic-Based 16×16-b Booth Multiplier in 16-nm FinFET 1.465
Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI 159
A 180 nm Low-Cost Operational Amplifier for IoT Applications 157
Exploring back biasing opportunities in 28nm UTBB FD-SOI technology for subthreshold digital design 135
Extended Exploration of Low Granularity Back Biasing Control in 28nm UTBB FD-SOI Technology 133
An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] dual-mode logic 8 × 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI 132
Live demo: An 88FJ / 40 MHz [0.4V] - 0.61PJ / 1GHz [0.9V] dual mode logic 8x8-bit multiplier accumulator with a self-adjustment mechanism in 28 nm FD-SOI 126
Evaluation of Dual Mode Logic in 28nm FD-SOI technology 125
Gate-level body biasing for subthreshold logic circuits: analytical modeling and design guidelines 124
Dynamic gate-level body biasing for subthreshold digital design 124
Energy-delay tradeoffs of low-voltage dual mode logic in 28nm FD-SOI 119
Exploiting single-well design for energy-efficient ultra-wide voltage range Dual Mode Logic -based digital circuits in 28nm FD-SOI technology 107
Energy efficient self-adaptive dual mode logic address decoder 106
Improving speed and power characteristics of pulse-triggered flip-flops 106
Robust dual mode pass logic (DMPL) for energy efficiency and high performance 103
Dual mode logic address decoder 101
XNOR-Bitcount Operation Exploiting Computing-In-Memory With STT-MRAMs 100
Towards Low-Power High-Performance Content-Addressable Memory: A Robust Precharge-Free Approach 98
High-Speed and Low-Energy Dual-Mode Logic based Single-Clack-Cycle Binary Comparator 93
Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths 92
Ultralow voltage finFET-versus TFET-based STT-MRAM cells for iot applications 91
A Method for Mitigation of Droop Timing Errors Including a 500 MHz Droop Detector and Dual Mode Logic 88
Method for mitigation of droop timing errors including a droop detector and dual mode logic 86
IoT sensor nodes for air pollution monitoring: a review 86
Low voltage Ripple Carry Adder with low-Granularity Dynamic Forward Back-Biasing in 28 nm UTBB FD-SOI 86
Live demonstration: A 0.8V, 1.54 pJ / 940 MHz dual mode logic-based 16x16-bit booth multiplier in 16-nm FinFET 86
Designing Precharge-Free Energy-Efficient Content-Addressable Memories 85
Ultra-low-voltage self-body biasing scheme and its application to basic arithmetic circuits 83
Exploiting TFET-based technology for energy-efficient STT-MRAM cells 82
Low Matchline Voltage Swing Content-Addressable Memory Cell 78
Reconfigurable CMOS/STT-MTJ Non-Volatile Circuit for Logic-in-Memory Applications 75
720p-HD Gray-scale and Color Images Shape Recognition System Implementation on an FPGA Platform with a 1080pFull-HD HDMI Interface using a Hu Moments Algorithm 75
Valorization of ripe banana peels and cocoa pod husk hydrochars as green sustainable “low loss” dielectric materials 75
DMTJ-Based Non-Volatile Ternary Content Addressable Memory for Energy-Efficient High-Performance Systems 75
FlexDML: High Utilization Configurable Multimode Arithmetic Units Featuring Dual Mode Logic 71
Energy-Efficient FinFET-Versus TFET-Based STT-MRAM Bitcells 71
Live Demo: Silicon evaluation of multimode dual mode logic for PVT-aware datapaths 70
Process variation-aware datapath employing dual mode logic 67
Performance Benchmarking of TFET and FinFET Digital Circuits from a Synthesis-Based Perspective 65
From 32 nm to TFET Technology: New Perspectives for Ultra-Scaled RF-DC Multiplier Circuits 65
Voltage and Technology Scaling of DMTJ-based STT-MRAMs for Energy-Efficient Embedded Memories 64
Effects of the technology scaling down to 28nm on Ultra-Low Voltage and Power OTA performance using TCAD simulations 64
Assessment of 10 nm Tunnel-FETs and FinFETs transistors for ultra-low voltage and high-speed digital circuits 62
Design of an Air Pollution Monitoring System Based on a Low-Cost Sensor Node 61
Efficiency of Dual Mode Logic in Nanoscale Technology Nodes 59
RF-DC Multiplier for RF Energy Harvester based on 32nm and TFET technologies 57
Non-Volatile Content-Addressable Memory for Energy-Efficient & High-Performance Search and Update Operations 55
Programmable All-in-One 4×8-/2×16-/1×32-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow 54
Performance Benchmarking of FinFET- and TFET-Based STT-MRAM Bitcells Operating at Ultra-Low Voltages 53
Voltage-Divider-Based Binary and Ternary Content-Addressable Memory (CAM) Exploiting Double-Barrier Magnetic Tunnel Junction 53
Assessment of a universal logic gate and a full adder circuit based on CMOS-memristor technology 52
Implementation of 32nm MD5 Crypto-Processor using Different Topographical Synthesis Techniques and Comparison with 500nm Node 48
IEEE CASS Tour Ecuador 2023 38
Process variation-aware datapath employing dual mode logic 35
Improved Design of a Low-Cost, Mobile and Modular Air Pollution Monitoring System 28
Totale 6.048
Salva come PNG Salva come JPEG
Categoria #
all - tutte 27.398
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 27.398
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2021/2022223 0 47 0 17 7 2 6 36 4 3 31 70
2022/2023242 31 33 9 20 46 17 2 21 31 10 11 11
2023/2024161 18 8 14 6 7 7 3 13 18 21 10 36
2024/2025817 7 66 17 50 83 80 76 23 85 27 73 230
2025/20264.119 326 397 1.191 330 505 193 295 120 155 223 224 160
2026/2027222 167 55 0 0 0 0 0 0 0 0 0 0
Totale 6.048