IRIS
CAPPUCCINO, GREGORIO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 3.315
AS - Asia 3.067
EU - Europa 1.853
SA - Sud America 963
AF - Africa 219
Continente sconosciuto - Info sul continente non disponibili 39
OC - Oceania 7
AN - Antartide 1
Totale 9.464
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 3.148
SG - Singapore 1.076
BR - Brasile 698
CN - Cina 559
UA - Ucraina 543
VN - Vietnam 531
DE - Germania 369
IT - Italia 337
HK - Hong Kong 241
FI - Finlandia 146
FR - Francia 139
SE - Svezia 134
BD - Bangladesh 121
SN - Senegal 116
TR - Turchia 102
IN - India 90
AR - Argentina 86
KR - Corea 75
CA - Canada 73
MX - Messico 53
GB - Regno Unito 50
EC - Ecuador 44
IQ - Iraq 42
PK - Pakistan 37
CO - Colombia 36
RU - Federazione Russa 33
VE - Venezuela 33
ID - Indonesia 30
ZA - Sudafrica 27
CL - Cile 24
BE - Belgio 21
MA - Marocco 21
PY - Paraguay 19
SA - Arabia Saudita 17
UZ - Uzbekistan 17
MY - Malesia 16
PL - Polonia 16
EG - Egitto 14
DZ - Algeria 12
NP - Nepal 12
JP - Giappone 11
PE - Perù 11
PH - Filippine 11
TN - Tunisia 11
UY - Uruguay 11
JO - Giordania 10
NL - Olanda 10
RO - Romania 9
CR - Costa Rica 8
ES - Italia 8
JM - Giamaica 8
KE - Kenya 8
AU - Australia 7
IE - Irlanda 7
AE - Emirati Arabi Uniti 6
BY - Bielorussia 6
IR - Iran 6
KZ - Kazakistan 6
AZ - Azerbaigian 5
LB - Libano 5
TT - Trinidad e Tobago 5
DO - Repubblica Dominicana 4
ET - Etiopia 4
GE - Georgia 4
GT - Guatemala 4
PA - Panama 4
QA - Qatar 4
AM - Armenia 3
AT - Austria 3
BA - Bosnia-Erzegovina 3
BH - Bahrain 3
CZ - Repubblica Ceca 3
KG - Kirghizistan 3
KH - Cambogia 3
KW - Kuwait 3
OM - Oman 3
PS - Palestinian Territory 3
RS - Serbia 3
SV - El Salvador 3
CH - Svizzera 2
DK - Danimarca 2
HN - Honduras 2
LA - Repubblica Popolare Democratica del Laos 2
MN - Mongolia 2
NG - Nigeria 2
SK - Slovacchia (Repubblica Slovacca) 2
TH - Thailandia 2
TW - Taiwan 2
AL - Albania 1
AO - Angola 1
AQ - Antartide 1
AW - Aruba 1
BB - Barbados 1
BN - Brunei Darussalam 1
BO - Bolivia 1
BS - Bahamas 1
CG - Congo 1
EE - Estonia 1
EU - Europa 1
GA - Gabon 1
Totale 9.417
Salva come PNG Salva come JPEG
Città #
Singapore 467
Jacksonville 399
Chandler 330
Council Bluffs 270
Hong Kong 231
San Jose 225
Dearborn 205
Ho Chi Minh City 192
Boardman 184
Ashburn 169
Helsinki 144
Beijing 134
Hanoi 126
Dallas 123
Dakar 115
San Mateo 104
Lawrence 85
Roxbury 85
Izmir 79
Lauterbourg 79
Seoul 75
Hefei 67
Shanghai 66
Ann Arbor 64
Milan 57
Des Moines 55
Falkenstein 55
Cambridge 53
New York 51
São Paulo 40
Ottawa 38
Santa Clara 34
Rende 30
Wilmington 30
Ogden 29
Haiphong 28
Inglewood 26
Los Angeles 25
Brussels 21
Grafing 20
Rio de Janeiro 20
Rome 19
Seattle 17
Tianjin 17
Curitiba 16
Mexico City 16
Baghdad 15
Catania 15
Columbus 15
Da Nang 15
Frankfurt am Main 15
Quito 15
San Francisco 15
Thái Bình 15
Chicago 14
Cosenza 14
Guayaquil 14
Munich 14
Guangzhou 13
Lahore 13
Medellín 13
Pune 13
Tashkent 13
Brooklyn 12
Dhaka 12
Houston 12
Hải Dương 12
Asunción 11
Chennai 11
Guarulhos 11
Mumbai 11
Santiago 11
The Dalles 11
Caracas 10
Orem 10
Salvador 10
Biên Hòa 9
Brasília 9
Campinas 9
Casablanca 9
London 9
Omaha 9
Ribeirão Preto 9
Amman 8
Atlanta 8
Bogotá 8
Boston 8
Lamezia Terme 8
Montreal 8
Pisa 8
Porto Alegre 8
Shenzhen 8
Toronto 8
Warsaw 8
Amsterdam 7
Bắc Giang 7
Cairo 7
Can Tho 7
Itajaí 7
Jeddah 7
Totale 5.293
Salva come PNG Salva come JPEG
Nome #
Design and demonstration of a real time processor for one-bit coded SAR signals 162
Advanced Lead-Acid battery management for low-TCO stationary storage systems 160
RecyBat24: a dataset for detecting lithium-ion batteries in electronic waste disposal 152
Adaptive Charging of Lead Acid batteries for Maximum Efficiency and Cycle Lifetime 152
A Review of Non-Destructive Techniques for Lithium-Ion Battery Performance Analysis 146
A new efficient SC integrator scheme for high-speed low power applications 145
Correct Modelling of Nested Miller Compensated Amplifier for Discrete-Time Applications 136
CMOS buffer sizing for long on-chip interconnects 135
Nested Miller compensation capacitor sizing rules for fast-settling amplifier design 135
High speed division and square root modules for asynchronous datapaths 133
Design and demonstration of high throughput square rooting circuit 128
Spent Lithium Battery Recycling: Traditional and Innovative Approaches 127
Design approach for high-bandwidth low-power three-stage operational amplifiers 127
Design approach for fast-settling two-stage amplifiers employing current-buffer Miller compensation 127
Analysis of the Impact of High-Order Integrator Dynamics on SC Sigma-Delta Modulator Performances 125
Advantages of efficiency-aware smart charging strategies for PEVs 125
Simulation and timing performances of integrated waveguides for ultra-high speed interconnects 124
High throughput combined division square root unit 124
High speed self-timed pipelined datapath for square rooting 124
Time-domain Model for Power Dissipation of CMOS Buffers Driving Lossy Lines 123
High performance VLSI modules for division and square root 123
Analysis of op-amp phase margin impact on SC Sigma Delta modulator performance 123
Impact of the variable output resistance on the transient response of LC transmission line CMOS buffers and its model 121
VLSI Implementation of a Fully Static CMOS 56-bit Self-Timed Adder Using Overlapped Execution Circuits 120
Channel Widening Effect on the Effective Output Resistance of Deep-Submicron CMOS Line Driver and its Application to Repeater Insertion 119
Corrections to Settling Time Optimization for Three-Stage CMOS Amplifier Topologies (vol 56, pg 2569, 2009) 118
Buffer output capacitance effect on NoC line drivers performance 117
Sistema e metodo per la gestione della carica e scarica di accumulatori 116
Circuito di retroazione a capacità commutate per amplificatori operazionali e metodo per pilotare la rete di retroazione 115
A Simple MOSFET Parasitic Capacitance Model and Its Application to Repeater Insertion Technique 113
Custom Computing Reconfigurable Machine for High Performance Cellular Automata Processing 112
A Time-domain Model for Power Dissipation of CMOS Buffers Driving Lossy Transmission Lines 112
Optimal Traction Battery Module Sizing for Cost-effective Second Life Reuse 112
Enhancement in Lithium Recovery from Spent Lithium Batteries by Nanofiltration Membranes 111
Educational design of high-performance arithmetic circuits on FPGA 111
Efficient Architecture for High-Speed Low-Power SC ΣΔ Modulators 109
metodo per la caratterizzazione di accumulatori 108
Performance of current mirror with high-k gate dielectrics 107
Electric Vehicles, Smart Charging and Smart Grids 107
Dynamic Power of CMOS Gates Driving Lossy Transmission Lines 106
Metodologia per la progettazione della rete di compensazione di un amplificatore innestato di Miller tramite contorno delle radici 106
CMOS Sizing Rule for High Performance Long Interconnects 105
sistema e metodo per la misura e la predizione dell'efficienza di carica di accumulatori 105
Method for the characterisation of accumulators 105
Operating Mode Analysis of Deep-Submicron CMOS Buffers Driving Inductive Interconnects 104
Effective Models for Electronic Devices Interconnect: a final user perspective 103
Class-AB Output Stage Design for High-Speed Three-Stage Op-Amps 103
Impact of charging efficiency variations on the effectiveness of variable-rate-based charging strategies for electric vehicles 102
Improved efficiency management strategy for battery-based energy storage systems 102
SETTLING-TIME-ORIENTED DESIGN PROCEDURE FOR TWO-STAGE AMPLIFIERS WITH CURRENT-BUFFER MILLER COMPENSATION 101
Design criterion for high-speed low-power SC circuits 101
Estimation of power dissipation for transmission lines in deep-submicrometer ULSI circuits 100
Real-time processing of one-bit coded SAR data 100
Simulation of PCB Structures for Ultra Gigabit Communication 99
Settling Time Optimization for Three-Stage CMOS Amplifier Topologies 99
Design of a 75 nW, 0.5 V Subthreshold CMOS Operational Amplifier 99
Output Resistance Scaling Model for Deep-Submicron Cmos Buffers for Timing Performance Optimisation 98
Efficient switched-capacitor common-mode feedback circuit for high-speed low-power amplifiers 96
SYSTEM AND METHOD FOR THE MEASUREMENT AND PREDICTION OF THE CHARGING EFFICIENCY OF ACCUMULATORS 96
Large-Signal Settling Optimization of SC Circuits Using Two-Stage Amplifiers with Current-Buffer Miller Compensation 96
Potentiality of Variable-rate PEVs Charging Strategies for Smart Grids 95
Settling-Optimization-Based Design Approach for Three-Stage Nested-Miller Amplifiers 95
Integrated Waveguides for Ultra-High Speed Interconnects 94
Design Procedure for Settling Time Minimization in Three-Stage Nested-Miller Amplifiers 93
Settling Time Optimisation for Two-Stage CMOS Amplifiers With Current-Buffer Miller Compensation - errata 92
sistema e metodo di energy harvesting da vibrazioni meccaniche e radiazioni elettromagnetiche 92
Settling Time Minimization of Operational Amplifiers 92
Operating Region Modelling of Deep-submicron CMOS Buffers Driving Global Scope Inductive Interconnects 91
METHOD FOR CHARACTERIZATION OF ACCUMULATORS AND RELATED 91
Settling Time Optimisation for Two-Stage CMOS Amplifiers With Current-Buffer Miller Compensation 91
Estimation of power dissipation for lossy transmission lines in high speed VLSI CMOS circuits 88
Simulation of an improved neural based A/D converter 82
Design Considerations for Fast-Settling Two-Stage Miller-Compensated Operational Amplifiers 82
sistema per lo scambio intelligente di energia elettrica tra la rete di distribuzione elettrica ed una batteria 82
Slewing investigation and improved design rules for SC circuits employing two-stage amplifiers with current-buffer Miller compensation Istanbul, 2008, 2008, pp. - 82
Output Capacitance Effect on CMOS Line Repeaters 82
Time-domain macromodel for lossy VLSI interconnects 81
Progettazione e Realizzazione di un Sistema Cambio Elettroattuato per Kart da Competizione 81
Fiber Bragg grating sensors based system for strain measurements 80
Design Methodology of Nested Miller Amplifiers for Small Capacitive Loads 78
FDTD Analysis of Power Dissipation in VLSI Lossy Interconnects 78
Effect of Op-Amp Phase Margin on SC Sigma-Delta Modulator Performances 78
OPTIMAL SHUNT INDUCTANCE SIZING FOR HIGH PULSE FIDELITY WIDEBAND AMPLIFIERS 78
IEEE Real World Engineering Projects: Discovery-Based Curriculum Modules for First-Year Students 77
Operating Region Modelling and Timing Analysis of CMOS Gates Driving Transmission Line 76
Settling-time-oriented design procedure for two-stage amplifiers with current-buffer Miller compensation 76
Impact of Channel-Length Modulation on the Transient Response of CMOS Gates Driving LC-Lines 75
Effect of the integrator settling behavior on SC ΣΔ modulator characteristics: A theoretical study 69
Efficiency-oriented smart energy management strategies for domestic energy storage systems integrated with EVs charging 67
Smart sorting systems of spent lithium batteries: Challenges and pathways to industrial adoption 36
Totale 9.464
Salva come PNG Salva come JPEG
Categoria #
all - tutte 53.617
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 53.617
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2021/2022699 0 38 18 40 74 27 5 139 5 16 103 234
2022/2023739 110 51 16 96 71 71 2 166 97 17 13 29
2023/2024346 39 10 18 4 17 44 8 33 50 13 15 95
2024/20251.405 81 185 43 39 80 229 47 54 134 50 114 349
2025/20264.250 501 170 392 526 750 221 448 202 250 354 223 213
2026/2027342 284 58 0 0 0 0 0 0 0 0 0 0
Totale 9.464