IRIS
FRUSTACI, FABIO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 3.293
AS - Asia 2.987
EU - Europa 1.516
SA - Sud America 791
AF - Africa 213
OC - Oceania 6
Continente sconosciuto - Info sul continente non disponibili 4
Totale 8.810
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 3.167
SG - Singapore 1.156
BR - Brasile 579
CN - Cina 542
VN - Vietnam 451
UA - Ucraina 405
IT - Italia 300
DE - Germania 287
HK - Hong Kong 252
FR - Francia 123
SE - Svezia 113
SN - Senegal 89
BD - Bangladesh 88
IN - India 79
TR - Turchia 79
AR - Argentina 72
KR - Corea 72
FI - Finlandia 68
IQ - Iraq 49
CA - Canada 45
ID - Indonesia 45
MX - Messico 41
RU - Federazione Russa 34
GB - Regno Unito 33
EC - Ecuador 31
ZA - Sudafrica 29
CO - Colombia 28
CL - Cile 25
VE - Venezuela 24
BE - Belgio 22
PK - Pakistan 22
NL - Olanda 21
SA - Arabia Saudita 21
UZ - Uzbekistan 21
MA - Marocco 20
AT - Austria 19
PL - Polonia 17
EG - Egitto 16
ES - Italia 15
TN - Tunisia 14
MY - Malesia 13
PY - Paraguay 12
RS - Serbia 12
DZ - Algeria 11
NP - Nepal 11
TW - Taiwan 10
CR - Costa Rica 9
JP - Giappone 9
PE - Perù 8
PH - Filippine 8
CH - Svizzera 7
ET - Etiopia 7
KE - Kenya 7
BG - Bulgaria 6
BO - Bolivia 6
JO - Giordania 6
KG - Kirghizistan 6
KZ - Kazakistan 6
PA - Panama 5
PS - Palestinian Territory 5
UY - Uruguay 5
AM - Armenia 4
AZ - Azerbaigian 4
DO - Repubblica Dominicana 4
GR - Grecia 4
GT - Guatemala 4
LB - Libano 4
LT - Lituania 4
AL - Albania 3
AO - Angola 3
AU - Australia 3
BY - Bielorussia 3
HN - Honduras 3
IL - Israele 3
JM - Giamaica 3
KW - Kuwait 3
LY - Libia 3
MD - Moldavia 3
NI - Nicaragua 3
OM - Oman 3
PR - Porto Rico 3
AE - Emirati Arabi Uniti 2
BA - Bosnia-Erzegovina 2
BB - Barbados 2
EU - Europa 2
GA - Gabon 2
HU - Ungheria 2
IR - Iran 2
LK - Sri Lanka 2
LU - Lussemburgo 2
LV - Lettonia 2
MK - Macedonia 2
ML - Mali 2
SV - El Salvador 2
SY - Repubblica araba siriana 2
TH - Thailandia 2
TT - Trinidad e Tobago 2
XK - ???statistics.table.value.countryCode.XK??? 2
BJ - Benin 1
BW - Botswana 1
Totale 8.786
Salva come PNG Salva come JPEG
Città #
Singapore 506
Chandler 450
Jacksonville 258
San Jose 253
Hong Kong 241
Dallas 216
Boardman 175
Ho Chi Minh City 171
Ashburn 158
Beijing 138
Council Bluffs 129
Dearborn 129
San Mateo 97
Dakar 89
Hanoi 89
Rende 86
Lauterbourg 76
Hefei 70
Seoul 66
Lawrence 64
Roxbury 64
Shanghai 59
Helsinki 55
New York 52
Izmir 50
Ann Arbor 47
Des Moines 44
Bremen 43
São Paulo 42
The Dalles 38
Columbus 35
Los Angeles 34
Inglewood 32
Ogden 32
Cambridge 31
Santa Clara 27
Ottawa 25
Brussels 21
Da Nang 20
Brooklyn 19
Milan 19
Tashkent 19
Baghdad 18
Rio de Janeiro 18
Haiphong 17
Rome 17
Catanzaro 16
San Francisco 16
Frankfurt am Main 15
Munich 15
Tianjin 15
Vienna 15
Biên Hòa 14
Mexico City 14
Bari 13
Dhaka 13
Wilmington 13
Warsaw 12
Belo Horizonte 11
Chennai 11
Guangzhou 11
Quito 11
Quảng Ngãi 11
Turku 11
Buffalo 10
Istanbul 10
Jeddah 10
Johannesburg 10
Amsterdam 9
Campinas 9
Hyderabad 9
Jakarta 9
Orem 9
Asunción 8
Guarulhos 8
Naples 8
Salvador 8
San José 8
Shenzhen 8
Toronto 8
Addis Ababa 7
Brasília 7
Caracas 7
Florence 7
Guayaquil 7
Hải Dương 7
Lahore 7
Medellín 7
New Delhi 7
Ninh Bình 7
Ribeirão Preto 7
Santiago 7
Sorocaba 7
Belgrade 6
Bishkek 6
Cape Town 6
Hillsboro 6
Manchester 6
Nairobi 6
Seattle 6
Totale 4.850
Salva come PNG Salva come JPEG
Nome #
A High-Speed FPGA-based True Random Number Generator using Metastability with Clock Managers 168
A High-Performance and Power-Efficient SIMD Convolution Engine for FPGAs 158
Multimodal background subtraction for high-performance embedded systems 148
A new dynamic logic circuit design for an effective trade-off between noise-immunity, performance and energy dissipation 143
A new scheme to reduce leakage in deep-submicron cache memories with no extra dynamic consumption 140
An efficient connected component labeling architecture for embedded systems 139
A New Dynamic Logic Circuit Design for an Effective Trade-off between Noise-Immunity, Performance and Energy Dissipation 139
A new low-power high-speed single-clock-cycle binary comparator 138
Designing Dynamic Carry Skip Adders: Analysis and Comparison 138
Over/Undershooting Effects in Accurate Buffer Delay Model for Sub-Threshold Domain 137
A layout strategy for low-power voltage level shifters in 28nm UTBB FDSOI technology 137
A New optimized high-speed low-power Data-Driven Dynamic (D3L) 32-bit Kogge-Stone adder 136
Analyzing noise-robustness of wide fan-in dynamic logic gates under process variations 135
SRAM for error-tolerant applications with dynamic energy-quality management in 28 nm CMOS 135
A new noise-tolerant dynamic logic circuit design 132
A low-leakage single ended 6T SRAM cell 132
An FPGA-Based Hardware Accelerator for the k-Nearest Neighbor Algorithm Implementation in Wearable Embedded Systems 131
A reconfigurable sense amplifier with 3X offset reduction in 28nm FDSOI CMOS 131
Analytical Delay Model Considering Variability Effects in Subthreshold Domain 129
A novel background subtraction method based on color invariants and grayscale levels 129
Low-power split-path data-driven dynamic logic 128
Techniques for leakage energy reduction in deep submicrometer cache memories 126
An explainable embedded neural system for on-board ship detection from optical satellite imagery 124
A High-Speed and Low-Power DSP-Based TRNG for FPGA Implementations 123
Accuracy Improved Low-Energy Multi-bit Approximate Adders in QCA 122
Design of Real-Time FPGA-based Embedded System for Stereo Vision 121
Comparative analysis of yield optimized pulsed flip-flops 120
Connected Component Analysis for Traffic Sign Recognition Embedded Processing Systems 119
Design of Energy Aware Adder Circuits Considering Random Intra-Die Process Variations 117
An Efficient and Low-Cost Design Methodology to Improve SRAM-based FPGA Robustness in Space and Avionics Applications 117
Approximate SRAMs with Dynamic Energy-Quality Management 117
Better-than-voltage scaling energy reduction in approximate SRAMs via bit dropping and bit reuse 116
Accurate power estimation model for CMOS adders optimization 115
Design and evaluation of high-speed energy-aware carry skip adders 113
A Self-Hosting Configuration Management System to Mitigate the Impact of Radiation-Induced Multi-Bit Upsets in SRAM-Based FPGAs 110
Low Leakage SRAM Wordline Drivers for the 28nm UTBB FDSOI Technology 110
Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation 109
High-performance noise-tolerant circuit techniques for CMOS dynamic logic 107
Multimodal background subtraction for high-performance embedded systems 107
Design of efficient QCA multiplexers 106
An Efficient Hardware-Oriented Stereo Matching Algorithm 104
Impact of Process Variations on Flip-Flops Energy and Timing Characteristics 104
Design of a Low-Power Super-Resolution Architecture for Virtual Reality Wearable Devices 103
Energy‐efficient architecture for CNNs inference on heterogeneous FPGA 103
Designing Low-Power and High-Speed FPGA-Based Binary Decision Tree Hardware Accelerators 102
Design of Approximate Bilateral Filters for Image Denoising on FPGAs 100
Embedded surveillance system using background subtraction and Raspberry Pi 100
An embedded machine vision system for an in-line quality check of assembly processes 100
Designing High-Speed Adders in Power-Constrained Environments 98
Tapered-Vth Approach for Energy-Efficient CMOS Buffers 97
Design of Efficient BCD adders in Quantum Dot Cellular Automata 97
Efficient approximate adders for fpga-based data-paths 95
Designing Fast Convolutional Engines for Deep Learning Applications 95
Exploring the Usage of Fast Carry Chains to Implement Multistage Ring Oscillators on FPGAs: Design and Characterization 94
Color Invariant Study for Background Subtraction 94
Tapered-VTH CMOS buffer design for improved energy efficiency in deep nanometer technology 94
Impact of process variations on pulsed flip-flops: Yield improving circuit-level techniques and comparative analysis 93
Stereo vision architecture for heterogeneous systems-on-chip 93
A 32kb SRAM for error-free and error-tolerant applications with dynamic energy-quality management in 28nm CMOS 91
Approximate Multipliers with Dynamic Truncation for Energy Reduction via Graceful Quality Degradation 91
Designing Energy-Efficient Approximate Multipliers 89
Approximate bilateral filters for real-time and low-energy imaging applications on FPGAs 89
Multi-Bit Full Comparator Logic in Quantum-Dot Cellular Automata 86
Energy-efficient single-clock-cycle binary comparator 85
Power supply noise in accurate delay model for the sub-threshold domain 84
Design and analysis of a leading one detector-based approximate multiplier on FPGA 83
Design of Leading Zero Counters on FPGAs 82
Parallel architecture of power-of-two multipliers for FPGAS 82
VLSI design of low-leakage single-ended 6T SRAM cell 81
Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology 79
Approximate Foveated-Based Super Resolution Method for Headset Displays 78
Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip 78
Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications 78
A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers 77
Impact of oxide thickness on performances of logic circuits: a predictive simulation study 77
Leakage Energy Reduction Techniques in Deep Submicron Cache Memories: A Comparative Study 76
Efficient implementation of signed multipliers on FPGAs 73
HW/SW Codesign for Approximation-Aware Binary Neural Networks 72
Welding defects classification through a Convolutional Neural Network 67
Robust and High-Performance Machine Vision System for Automatic Quality Inspection in Assembly Processes 65
Unlocking Efficiency in BNNs: Global by Local Thresholding for Analog-based HW Accelerators 65
Improving the quality degradation of dynamically configurable approximate multipliers via data correlation 59
Optimization and Evaluation of Tapered-VTH Approach for Energy-Efficient CMOS Buffers 58
Efficient Addition Circuits Using Three-Gate Reconfigurable Field Effect Transistors 56
Streamlining Serial Communication Protocol Development on SoC Platforms for Code Reusability 34
COCOWEARS: A framework for COntinuum COmputing WEARable Systems 33
Leveraging Highly Approximated Multipliers in DNN Inference 13
Robust Human Activity Prediction Through Multi-View Sensor Data Integration 10
A Codesign Framework for the Development of Next Generation Wearable Computing Systems 9
Totale 8.968
Salva come PNG Salva come JPEG
Categoria #
all - tutte 52.459
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 52.459
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/202145 0 0 0 0 0 0 0 0 0 0 0 45
2021/2022648 5 78 1 42 72 8 8 114 7 4 114 195
2022/2023991 92 93 15 120 124 119 5 157 121 38 60 47
2023/2024543 76 23 61 27 29 29 13 30 50 20 70 115
2024/20251.520 44 224 20 70 118 82 83 128 226 66 130 329
2025/20264.112 457 201 361 435 672 267 438 207 324 359 180 211
Totale 8.968