IRIS
DE ROSE, RAFFAELE
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 5.677
AS - Asia 2.853
EU - Europa 1.724
SA - Sud America 766
AF - Africa 202
Continente sconosciuto - Info sul continente non disponibili 178
OC - Oceania 9
Totale 11.409
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 5.532
SG - Singapore 1.143
BR - Brasile 547
CN - Cina 489
VN - Vietnam 446
IT - Italia 393
UA - Ucraina 357
DE - Germania 334
HK - Hong Kong 230
SE - Svezia 148
BD - Bangladesh 131
FI - Finlandia 118
FR - Francia 108
IN - India 75
SN - Senegal 71
CA - Canada 69
AR - Argentina 68
TR - Turchia 51
ZA - Sudafrica 50
GB - Regno Unito 47
KR - Corea 42
RU - Federazione Russa 41
EC - Ecuador 39
MX - Messico 39
CO - Colombia 35
IQ - Iraq 35
ID - Indonesia 31
NL - Olanda 30
AT - Austria 29
BE - Belgio 27
VE - Venezuela 27
PK - Pakistan 25
SA - Arabia Saudita 20
MA - Marocco 19
CL - Cile 17
CZ - Repubblica Ceca 17
MY - Malesia 17
PL - Polonia 16
DZ - Algeria 15
PY - Paraguay 15
TN - Tunisia 14
AE - Emirati Arabi Uniti 13
ES - Italia 12
UZ - Uzbekistan 12
PH - Filippine 11
PE - Perù 10
EG - Egitto 8
JP - Giappone 8
KE - Kenya 8
AZ - Azerbaigian 7
JO - Giordania 7
PS - Palestinian Territory 7
KZ - Kazakistan 6
OM - Oman 6
SV - El Salvador 6
AU - Australia 5
GR - Grecia 5
IE - Irlanda 5
LT - Lituania 5
QA - Qatar 5
TW - Taiwan 5
DO - Repubblica Dominicana 4
ET - Etiopia 4
HN - Honduras 4
JM - Giamaica 4
LB - Libano 4
NP - Nepal 4
PA - Panama 4
TT - Trinidad e Tobago 4
UY - Uruguay 4
AL - Albania 3
AO - Angola 3
BO - Bolivia 3
CR - Costa Rica 3
HU - Ungheria 3
IL - Israele 3
KG - Kirghizistan 3
NI - Nicaragua 3
RO - Romania 3
BA - Bosnia-Erzegovina 2
BB - Barbados 2
BG - Bulgaria 2
BH - Bahrain 2
BN - Brunei Darussalam 2
BY - Bielorussia 2
CH - Svizzera 2
GE - Georgia 2
LV - Lettonia 2
NG - Nigeria 2
PT - Portogallo 2
RS - Serbia 2
SI - Slovenia 2
SY - Repubblica araba siriana 2
TG - Togo 2
TH - Thailandia 2
AG - Antigua e Barbuda 1
AM - Armenia 1
BM - Bermuda 1
BW - Botswana 1
BZ - Belize 1
Totale 11.208
Salva come PNG Salva come JPEG
Città #
Dallas 2.556
Singapore 468
Chandler 419
Council Bluffs 230
San Jose 224
Hong Kong 202
Ashburn 188
Jacksonville 177
San Mateo 166
Ho Chi Minh City 154
Boardman 147
Beijing 146
Hanoi 113
Helsinki 113
Dearborn 76
New York 74
Rende 74
Dakar 71
Munich 68
Shanghai 66
Lauterbourg 65
Lawrence 62
Roxbury 61
Santa Clara 61
Milan 58
Bremen 45
Brooklyn 44
Seoul 42
Des Moines 39
São Paulo 38
Ottawa 37
Ann Arbor 36
Hefei 32
Los Angeles 31
Wilmington 29
Izmir 28
Inglewood 27
Cambridge 26
Amsterdam 25
Falkenstein 25
Rome 25
Brussels 24
Chicago 24
Ogden 24
The Dalles 24
Vienna 24
Columbus 22
Castrolibero 21
Bari 20
Guayaquil 18
Cosenza 17
Da Nang 17
Johannesburg 17
Rio de Janeiro 17
Frankfurt am Main 16
Mumbai 16
Cape Town 15
London 15
Baghdad 14
Haiphong 14
Tianjin 14
Toronto 14
San Francisco 13
Biên Hòa 12
Brasília 12
Brno 12
Guangzhou 12
Hải Dương 12
Quito 12
Warsaw 12
West Jordan 12
Belo Horizonte 11
Bogotá 11
Dhaka 11
Falls Church 11
Guarulhos 11
Redwood City 11
Tashkent 11
Buffalo 10
Curitiba 10
Ninh Bình 10
Phoenix 10
Central 9
Houston 9
Turin 9
Caracas 8
Catania 8
Lima 8
Mexico City 8
Nuremberg 8
Paris 8
Santiago 8
Tokyo 8
Tunis 8
Baku 7
Can Tho 7
Casablanca 7
Caxias do Sul 7
Jeddah 7
Lahore 7
Totale 7.322
Salva come PNG Salva come JPEG
Nome #
A 0.25-V, 5.3-pW Voltage Reference with 25-μV/°C Temperature Coefficient, 140-μV/V Line Sensitivity and 2,200-μm2 Area in 180nm 1.520
A 0.6-to-1.8V CMOS Current Reference with Near-100% Power Utilization 1.461
An Ultralow-Voltage Energy-Efficient Level Shifter 198
A Framework for Energy-Efficiency in Smart Home Environments 194
Design of a 3T current reference for low-voltage, low-power operation 191
A Methodology to Account for the Finger Interruptions in Solar Cell Performance 167
A comparative study of MWT architectures by means of numerical simulations 167
Assessment of STT-MRAM performance at nanoscaled technology nodes using a device-to-memory simulation framework 166
A Variation-Aware Timing Modeling Approach for Write Operation in Hybrid CMOS/STT-MTJ Circuits 161
A Physical Unclonable Function Based on a 2-Transistor Subthreshold Voltage Divider 159
A Compact Model with Spin-Polarization Asymmetry for Nanoscaled Perpendicular MTJs 158
Static CMOS Physically Unclonable Function Based on 4T Voltage Divider With 0.6%-1.5% Bit Instability at 0.4-1.8 V Operation in 180 nm 156
2-D numerical analysis of the impact of the highly-doped profile on selective emitter solar cell performance 152
A 3.2-pW, 0.2-V Trimming-Less Voltage Reference with 1.4-mV Across-Wafer Total Accuracy 150
A portable class of 3-transistor current references with low-power sub-0.5 V operation 148
A methodology to account for the finger non-uniformity in photovoltaic solar cell 146
A Robust, High-Speed and Energy-Efficient Ultralow-Voltage Level Shifter 145
Opto-electrical modelling and optimization study of a novel IBC c-Si solar cell 144
Collaborative Smart Environments for energy-efficiency and quality of life 144
Spin-orbit torque based physical unclonable function 141
PUF-Based Authentication-Oriented Architecture for Identification Tags 140
Designing Dynamic Carry Skip Adders: Analysis and Comparison 140
A variation-aware simulation framework for hybrid CMOS/spintronic circuits 140
Understanding the impact of point-contact scheme and selective emitter in a c-Si BC-BJ solar cell by full 3D numerical simulations 131
Assessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework 131
Variability-Aware Analysis of Hybrid MTJ/CMOS Circuits by a Micromagnetic-Based Simulation Framework 130
Impact of voltage scaling on STT-MRAMs through a variability-aware simulation framework 126
Comparative analysis of yield optimized pulsed flip-flops 126
Highly Stable PUFs Based on Stacked Voltage Divider for Near-Zero BER Native Sensitivity to Voltage Variations 125
Low energy/delay overhead level shifter for wide-range voltage conversion 125
Design of a sub-1-V nanopower CMOS current reference 125
Device-to-system level simulation framework for STT-DMTJ based cache memory 124
Adjusting thermal stability in double-barrier MTJ for energy improvement in cryogenic STT-MRAMs 121
Hardware implementation of a Test Lab for Smart Home environments 121
Compact Modeling of Perpendicular STT-MTJs with Double Reference Layers 121
Trimming-Less Voltage Reference for Highly Uncertain Harvesting Down to 0.25 V, 5.4 pW 121
Assessment of 2D-FET Based Digital and Analog Circuits on Paper 120
Design and evaluation of high-speed energy-aware carry skip adders 115
Design guidelines for a metallization scheme with multiple-emitter contact lines in BC-BJ solar cells 113
Impact of Scaling on Physical Unclonable Function Based on Spin-Orbit Torque 112
Impact of Process Variations on Flip-Flops Energy and Timing Characteristics 108
Double-precision Dual Mode Logic carry-save multiplier 108
Effect of shunt resistance on the performance of mc-Silicon solar cells: A combined electro-optical and thermal investigation 108
Exploiting STT-MRAMs for Cryogenic Non-Volatile Cache Applications 108
Evaluating the energy efficiency of stt-mrams based on perpendicular mtjs with double reference layers 107
Two- and three-dimensional numerical simulation of advanced silicon solar cells 103
An energy aware variation-tolerant writing termination control for STT-based non volatile flip-flops 103
Impact of the Emitter Contact Pattern in c-Si BC-BJ Solar Cells by Numerical Simulations 98
Numerical simulation on the influence of via and rear emitters in MWT solar cells 98
Impact of process variations on pulsed flip-flops: Yield improving circuit-level techniques and comparative analysis 97
Relaxing non-volatility for energy-efficient DMTJ based cryogenic STT-MRAM 96
Optimization of Rear Point Contact Geometry by Means of 3-D Numerical Simulation 93
Numerical Simulation and Modeling of Resistive and Recombination Losses in MWT Solar Cells 92
Exploiting Double-Barrier MTJs for Energy-Efficient Nanoscaled STT-MRAMs 92
Voltage Reference With Corner-Aware Replica Selection/Merging for 1.4-mV Accuracy in Harvested Systems Down to 3.9 pW, 0.2 V 90
Simulation Analysis of DMTJ-Based STT-MRAM Operating at Cryogenic Temperatures 90
Loss analysis of silicon solar cells by means of numerical device simulation 88
Weak Physycally Unclonable Functions in CMOS Technology: A Review 87
Field-Free Magnetic Tunnel Junction for Logic Operations Based on Voltage-Controlled Magnetic Anisotropy 87
Voltage-controlled magnetic anisotropy based physical unclonable function 86
Design of Ultra-Low Voltage/Power Circuits and Systems 85
SIMPLY+: A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing 84
Numerical simulation and modeling of rear point contact solar cells 82
Experimental analysis of variability in WS2-based devices for hardware security 82
Open issues for the numerical simulation of silicon solar cells 81
Stability-Area Trade-off in Static CMOS PUF Based on 4T Subthreshold Voltage Divider 79
Assessment of paper-based MoS2 FET for Physically Unclonable Functions 78
A Multi-Bit PUF Architecture Using a 2T Sub-Threshold Voltage Divider 74
Performance analysis of rear point contact solar cells by three-dimensional numerical simulation 74
Understanding the impact of double screen-printing on silicon solar cells by 2-D numerical simulations 73
STT-MTJ Based Smart Implication for Energy-Efficient Logic-in-Memory Computing 73
Understanding the impact of the doping profiles on selective emitter solar cell by two-dimensional numerical simulation 70
Smart Material Implication Using Spin-Transfer Torque Magnetic Tunnel Junctions for Logic-in-Memory Computing 67
Design for Reliability of Multi-Bit Operations in RRAM-Based SIMPLY Logic-in-Memory Circuits 41
Design of a Temperature-Aware Voltage Generator for 2-Bit Read Operation in STT-MRAM Based SIMPLY Architecture 35
Threshold Voltage Instability and Dielectric Breakdown in Flexible Bottom-Gate Ti/Al2O3/IGZO Thin-Film Transistors 8
A Highly Reliable PUF Based on Reconfigurable Sub-Threshold Voltage Divider in 65-nm CMOS 5
Threshold Voltage Instability in Flexible Bottom-Gate Al2O3/IGZO TFTs 4
Totale 11.409
Salva come PNG Salva come JPEG
Categoria #
all - tutte 55.227
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 55.227
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2021/2022727 0 0 3 45 102 14 10 189 11 27 117 209
2022/2023945 146 91 25 114 150 78 1 120 112 26 35 47
2023/2024591 65 37 37 21 45 74 51 51 52 30 30 98
2024/20251.475 28 170 31 90 118 156 103 93 203 49 122 312
2025/20266.288 414 586 2.250 375 677 338 418 220 279 318 165 248
2026/2027370 227 118 25 0 0 0 0 0 0 0 0 0
Totale 11.409