IRIS
DE ROSE, RAFFAELE
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 5.560
AS - Asia 2.809
EU - Europa 1.685
SA - Sud America 760
AF - Africa 201
OC - Oceania 8
Continente sconosciuto - Info sul continente non disponibili 2
Totale 11.025
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 5.425
SG - Singapore 1.139
BR - Brasile 546
CN - Cina 482
VN - Vietnam 444
IT - Italia 361
UA - Ucraina 355
DE - Germania 334
HK - Hong Kong 226
SE - Svezia 148
FI - Finlandia 118
BD - Bangladesh 112
FR - Francia 108
IN - India 74
SN - Senegal 71
AR - Argentina 68
CA - Canada 64
TR - Turchia 51
ZA - Sudafrica 50
GB - Regno Unito 43
KR - Corea 42
RU - Federazione Russa 41
EC - Ecuador 38
MX - Messico 38
IQ - Iraq 35
CO - Colombia 34
ID - Indonesia 31
NL - Olanda 30
AT - Austria 29
BE - Belgio 27
VE - Venezuela 26
PK - Pakistan 24
MA - Marocco 19
SA - Arabia Saudita 19
CZ - Repubblica Ceca 17
CL - Cile 16
PL - Polonia 16
DZ - Algeria 15
MY - Malesia 15
PY - Paraguay 15
TN - Tunisia 14
AE - Emirati Arabi Uniti 12
UZ - Uzbekistan 12
ES - Italia 11
PE - Perù 10
PH - Filippine 10
EG - Egitto 8
JP - Giappone 8
AZ - Azerbaigian 7
JO - Giordania 7
KE - Kenya 7
PS - Palestinian Territory 7
KZ - Kazakistan 6
OM - Oman 6
AU - Australia 5
GR - Grecia 5
IE - Irlanda 5
LT - Lituania 5
QA - Qatar 5
SV - El Salvador 5
DO - Repubblica Dominicana 4
ET - Etiopia 4
LB - Libano 4
NP - Nepal 4
PA - Panama 4
TT - Trinidad e Tobago 4
TW - Taiwan 4
UY - Uruguay 4
AL - Albania 3
AO - Angola 3
BO - Bolivia 3
CR - Costa Rica 3
HN - Honduras 3
HU - Ungheria 3
IL - Israele 3
KG - Kirghizistan 3
NI - Nicaragua 3
RO - Romania 3
BA - Bosnia-Erzegovina 2
BB - Barbados 2
BG - Bulgaria 2
BH - Bahrain 2
BN - Brunei Darussalam 2
BY - Bielorussia 2
CH - Svizzera 2
GE - Georgia 2
JM - Giamaica 2
LV - Lettonia 2
NG - Nigeria 2
PT - Portogallo 2
RS - Serbia 2
SI - Slovenia 2
SY - Repubblica araba siriana 2
TG - Togo 2
TH - Thailandia 2
AG - Antigua e Barbuda 1
AM - Armenia 1
BM - Bermuda 1
BW - Botswana 1
BZ - Belize 1
Totale 11.002
Salva come PNG Salva come JPEG
Città #
Dallas 2.555
Singapore 466
Chandler 419
Council Bluffs 214
San Jose 211
Hong Kong 198
Ashburn 177
Jacksonville 177
San Mateo 166
Ho Chi Minh City 154
Boardman 147
Beijing 141
Hanoi 113
Helsinki 113
Dearborn 76
Rende 74
Dakar 71
New York 71
Munich 68
Shanghai 66
Lauterbourg 65
Lawrence 62
Roxbury 61
Bremen 45
Brooklyn 44
Milan 44
Seoul 42
Des Moines 39
Santa Clara 38
São Paulo 38
Ottawa 37
Ann Arbor 36
Hefei 32
Wilmington 29
Izmir 28
Inglewood 27
Los Angeles 27
Cambridge 26
Amsterdam 25
Falkenstein 25
Brussels 24
Ogden 24
The Dalles 24
Vienna 24
Chicago 22
Columbus 22
Castrolibero 21
Bari 20
Rome 20
Guayaquil 18
Cosenza 17
Da Nang 17
Johannesburg 17
Rio de Janeiro 17
Frankfurt am Main 16
Cape Town 15
Mumbai 15
Baghdad 14
Haiphong 14
Tianjin 14
London 13
San Francisco 13
Biên Hòa 12
Brasília 12
Brno 12
Guangzhou 12
Hải Dương 12
Warsaw 12
West Jordan 12
Belo Horizonte 11
Bogotá 11
Falls Church 11
Guarulhos 11
Quito 11
Redwood City 11
Tashkent 11
Toronto 11
Curitiba 10
Dhaka 10
Ninh Bình 10
Central 9
Houston 9
Turin 9
Buffalo 8
Caracas 8
Lima 8
Mexico City 8
Nuremberg 8
Paris 8
Tokyo 8
Tunis 8
Baku 7
Can Tho 7
Casablanca 7
Catania 7
Caxias do Sul 7
Jeddah 7
Riyadh 7
Santiago 7
Amman 6
Totale 7.203
Salva come PNG Salva come JPEG
Nome #
A 0.25-V, 5.3-pW Voltage Reference with 25-μV/°C Temperature Coefficient, 140-μV/V Line Sensitivity and 2,200-μm2 Area in 180nm 1.507
A 0.6-to-1.8V CMOS Current Reference with Near-100% Power Utilization 1.449
An Ultralow-Voltage Energy-Efficient Level Shifter 194
A Framework for Energy-Efficiency in Smart Home Environments 189
Design of a 3T current reference for low-voltage, low-power operation 187
A Methodology to Account for the Finger Interruptions in Solar Cell Performance 165
A comparative study of MWT architectures by means of numerical simulations 165
Assessment of STT-MRAM performance at nanoscaled technology nodes using a device-to-memory simulation framework 161
A Physical Unclonable Function Based on a 2-Transistor Subthreshold Voltage Divider 158
A Compact Model with Spin-Polarization Asymmetry for Nanoscaled Perpendicular MTJs 158
A Variation-Aware Timing Modeling Approach for Write Operation in Hybrid CMOS/STT-MTJ Circuits 158
2-D numerical analysis of the impact of the highly-doped profile on selective emitter solar cell performance 152
Static CMOS Physically Unclonable Function Based on 4T Voltage Divider With 0.6%-1.5% Bit Instability at 0.4-1.8 V Operation in 180 nm 149
A 3.2-pW, 0.2-V Trimming-Less Voltage Reference with 1.4-mV Across-Wafer Total Accuracy 147
A methodology to account for the finger non-uniformity in photovoltaic solar cell 146
Collaborative Smart Environments for energy-efficiency and quality of life 144
A portable class of 3-transistor current references with low-power sub-0.5 V operation 143
Opto-electrical modelling and optimization study of a novel IBC c-Si solar cell 141
A Robust, High-Speed and Energy-Efficient Ultralow-Voltage Level Shifter 141
Designing Dynamic Carry Skip Adders: Analysis and Comparison 140
A variation-aware simulation framework for hybrid CMOS/spintronic circuits 139
PUF-Based Authentication-Oriented Architecture for Identification Tags 137
Spin-orbit torque based physical unclonable function 135
Assessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework 130
Understanding the impact of point-contact scheme and selective emitter in a c-Si BC-BJ solar cell by full 3D numerical simulations 127
Variability-Aware Analysis of Hybrid MTJ/CMOS Circuits by a Micromagnetic-Based Simulation Framework 127
Low energy/delay overhead level shifter for wide-range voltage conversion 124
Comparative analysis of yield optimized pulsed flip-flops 124
Design of a sub-1-V nanopower CMOS current reference 124
Device-to-system level simulation framework for STT-DMTJ based cache memory 123
Highly Stable PUFs Based on Stacked Voltage Divider for Near-Zero BER Native Sensitivity to Voltage Variations 121
Adjusting thermal stability in double-barrier MTJ for energy improvement in cryogenic STT-MRAMs 120
Hardware implementation of a Test Lab for Smart Home environments 120
Assessment of 2D-FET Based Digital and Analog Circuits on Paper 120
Trimming-Less Voltage Reference for Highly Uncertain Harvesting Down to 0.25 V, 5.4 pW 119
Compact Modeling of Perpendicular STT-MTJs with Double Reference Layers 117
Impact of voltage scaling on STT-MRAMs through a variability-aware simulation framework 116
Design and evaluation of high-speed energy-aware carry skip adders 114
Design guidelines for a metallization scheme with multiple-emitter contact lines in BC-BJ solar cells 111
Impact of Scaling on Physical Unclonable Function Based on Spin-Orbit Torque 111
Impact of Process Variations on Flip-Flops Energy and Timing Characteristics 106
Double-precision Dual Mode Logic carry-save multiplier 106
Effect of shunt resistance on the performance of mc-Silicon solar cells: A combined electro-optical and thermal investigation 104
Two- and three-dimensional numerical simulation of advanced silicon solar cells 103
An energy aware variation-tolerant writing termination control for STT-based non volatile flip-flops 103
Evaluating the energy efficiency of stt-mrams based on perpendicular mtjs with double reference layers 103
Exploiting STT-MRAMs for Cryogenic Non-Volatile Cache Applications 103
Impact of process variations on pulsed flip-flops: Yield improving circuit-level techniques and comparative analysis 95
Numerical simulation on the influence of via and rear emitters in MWT solar cells 94
Optimization of Rear Point Contact Geometry by Means of 3-D Numerical Simulation 93
Numerical Simulation and Modeling of Resistive and Recombination Losses in MWT Solar Cells 92
Impact of the Emitter Contact Pattern in c-Si BC-BJ Solar Cells by Numerical Simulations 92
Exploiting Double-Barrier MTJs for Energy-Efficient Nanoscaled STT-MRAMs 92
Relaxing non-volatility for energy-efficient DMTJ based cryogenic STT-MRAM 90
Voltage Reference With Corner-Aware Replica Selection/Merging for 1.4-mV Accuracy in Harvested Systems Down to 3.9 pW, 0.2 V 89
Loss analysis of silicon solar cells by means of numerical device simulation 88
Simulation Analysis of DMTJ-Based STT-MRAM Operating at Cryogenic Temperatures 86
Weak Physycally Unclonable Functions in CMOS Technology: A Review 85
Design of Ultra-Low Voltage/Power Circuits and Systems 85
Field-Free Magnetic Tunnel Junction for Logic Operations Based on Voltage-Controlled Magnetic Anisotropy 83
Voltage-controlled magnetic anisotropy based physical unclonable function 82
SIMPLY+: A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing 82
Numerical simulation and modeling of rear point contact solar cells 81
Experimental analysis of variability in WS2-based devices for hardware security 81
Open issues for the numerical simulation of silicon solar cells 80
Stability-Area Trade-off in Static CMOS PUF Based on 4T Subthreshold Voltage Divider 77
Assessment of paper-based MoS2 FET for Physically Unclonable Functions 77
A Multi-Bit PUF Architecture Using a 2T Sub-Threshold Voltage Divider 73
Performance analysis of rear point contact solar cells by three-dimensional numerical simulation 73
Understanding the impact of double screen-printing on silicon solar cells by 2-D numerical simulations 73
STT-MTJ Based Smart Implication for Energy-Efficient Logic-in-Memory Computing 72
Understanding the impact of the doping profiles on selective emitter solar cell by two-dimensional numerical simulation 69
Smart Material Implication Using Spin-Transfer Torque Magnetic Tunnel Junctions for Logic-in-Memory Computing 65
Design of a Temperature-Aware Voltage Generator for 2-Bit Read Operation in STT-MRAM Based SIMPLY Architecture 31
Design for Reliability of Multi-Bit Operations in RRAM-Based SIMPLY Logic-in-Memory Circuits 30
Threshold Voltage Instability and Dielectric Breakdown in Flexible Bottom-Gate Ti/Al2O3/IGZO Thin-Film Transistors 4
Threshold Voltage Instability in Flexible Bottom-Gate Al2O3/IGZO TFTs 3
A Highly Reliable PUF Based on Reconfigurable Sub-Threshold Voltage Divider in 65-nm CMOS 3
Totale 11.201
Salva come PNG Salva come JPEG
Categoria #
all - tutte 53.509
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 53.509
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2021/2022855 20 108 3 45 102 14 10 189 11 27 117 209
2022/2023945 146 91 25 114 150 78 1 120 112 26 35 47
2023/2024591 65 37 37 21 45 74 51 51 52 30 30 98
2024/20251.475 28 170 31 90 118 156 103 93 203 49 122 312
2025/20266.288 414 586 2.250 375 677 338 418 220 279 318 165 248
2026/2027162 162 0 0 0 0 0 0 0 0 0 0 0
Totale 11.201