IRIS
PERRI, Stefania
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 4.614
EU - Europa 2.464
AS - Asia 1.148
AF - Africa 192
SA - Sud America 25
OC - Oceania 8
Continente sconosciuto - Info sul continente non disponibili 7
Totale 8.458
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 4.488
UA - Ucraina 1.094
DE - Germania 630
SG - Singapore 483
CN - Cina 441
SE - Svezia 248
IT - Italia 234
SN - Senegal 180
TR - Turchia 154
CA - Canada 124
FI - Finlandia 98
BE - Belgio 36
AT - Austria 30
GB - Regno Unito 26
IN - India 20
BR - Brasile 17
FR - Francia 14
HK - Hong Kong 14
RU - Federazione Russa 11
AU - Australia 8
CZ - Repubblica Ceca 7
EG - Egitto 7
EU - Europa 7
IL - Israele 5
KR - Corea 5
NL - Olanda 5
PK - Pakistan 4
PL - Polonia 4
TW - Taiwan 4
AL - Albania 3
AR - Argentina 3
ID - Indonesia 3
JP - Giappone 3
LT - Lituania 3
LV - Lettonia 3
PE - Perù 3
VN - Vietnam 3
BD - Bangladesh 2
ES - Italia 2
GR - Grecia 2
KG - Kirghizistan 2
LU - Lussemburgo 2
MA - Marocco 2
MK - Macedonia 2
PA - Panama 2
RO - Romania 2
TN - Tunisia 2
AZ - Azerbaigian 1
BG - Bulgaria 1
CH - Svizzera 1
CL - Cile 1
CY - Cipro 1
DK - Danimarca 1
EC - Ecuador 1
HR - Croazia 1
IE - Irlanda 1
IM - Isola di Man 1
MY - Malesia 1
PT - Portogallo 1
RS - Serbia 1
SA - Arabia Saudita 1
TH - Thailandia 1
ZW - Zimbabwe 1
Totale 8.458
Salva come PNG Salva come JPEG
Città #
Chandler 854
Jacksonville 732
Boardman 397
Dearborn 374
Singapore 373
San Mateo 237
Dakar 180
Lawrence 169
Roxbury 169
Izmir 141
Shanghai 137
Des Moines 116
Ann Arbor 109
Ottawa 106
Rende 101
Helsinki 95
Cambridge 85
Bremen 74
Beijing 69
Inglewood 60
Ashburn 59
Ogden 58
Grafing 37
Brooklyn 36
Brussels 36
New York 36
Wilmington 33
Seattle 25
Vienna 24
Guangzhou 20
San Francisco 18
Los Angeles 17
Santa Clara 16
Falkenstein 14
Nanjing 12
Toronto 12
Norwalk 10
Shenzhen 9
Bari 8
Edinburgh 8
Milan 8
Hong Kong 7
Munich 7
Redmond 7
Duncan 6
Frankfurt am Main 6
Hefei 6
Jiaxing 6
Rome 6
Amsterdam 5
Olomouc 5
Seoul 5
Woodbridge 5
Canberra 4
Central 4
Changsha 4
Dayton 4
Falls Church 4
Jinan 4
Mascalucia 4
Naples 4
Ningbo 4
Tappahannock 4
Tel Aviv 4
Tradate 4
Wuhan 4
Brescia 3
Catanzaro 3
Cerzeto 3
Chengdu 3
Chennai 3
Chicago 3
Chongqing 3
Giza 3
Hangzhou 3
Hanoi 3
Houston 3
Istanbul 3
Lappeenranta 3
London 3
Melbourne 3
Moscow 3
Nanchang 3
Palermo 3
Rizziconi 3
Taizhou 3
Taxila 3
Tirana 3
Visakhapatnam 3
Warsaw 3
Xuzhou 3
Assiut 2
Bandung 2
Berlin 2
Bishkek 2
Bologna 2
Canosa di Puglia 2
Chiaravalle Centrale 2
Chiclayo 2
Codroipo 2
Totale 5.290
Salva come PNG Salva come JPEG
Nome #
Fast and Wide Range Voltage Conversion in Multi-Supply Voltage Designs 84
A high-performance fully reconfigurable FPGA-based 2D convolution processor 82
An efficient hardware-oriented single-pass approach for connected component analysis 81
A FPSoC for wavelet-based image compression 81
A 56-bit self-timed adder for high speed asynchronous datapath 80
A Matrix Product Accelerator for Field Programmable Systems on Chip 78
High speed division and square root modules for asynchronous datapaths 77
Analyzing noise-robustness of wide fan-in dynamic logic gates under process variations 77
56-bit self-timed adder for high speed asynchronous datapaths 75
A high-speed energy-efficient 64-bit reconfigurable binary adder 74
Multimodal background subtraction for high-performance embedded systems 73
A high flexible early-late gate bit synchronizer in FPGA-based software defined radios 73
A new scheme to reduce leakage in deep-submicron cache memories with no extra dynamic consumption 73
Low-power split-path data-driven dynamic logic 72
Comparative analysis of yield optimized pulsed flip-flops 72
An efficient connected component labeling architecture for embedded systems 72
A High-Speed FPGA-based True Random Number Generator using Metastability with Clock Managers 72
Analytical Delay Model Considering Variability Effects in Subthreshold Domain 71
A new dynamic logic circuit design for an effective trade-off between noise-immunity, performance and energy dissipation 71
A New High Performance Circuit for Statistical Carry Lookahead Addition 70
A Microchip Integrated Sensor for the Monitoring of High Concentration Photo-voltaic Solar Modules 69
A novel background subtraction method based on color invariants and grayscale levels 68
Over/Undershooting Effects in Accurate Buffer Delay Model for Sub-Threshold Domain 67
High speed self-timed pipelined datapath for square rooting 67
A high flexible 8-bit and 16-bit SIMD soft microcontroller for FPGAs 67
A microchip integrated wireless sensor for the monitoring of high concentration photo-voltaic solar cells 66
64-bit reconfigurable adder for low power media processing 66
A New Dynamic Logic Circuit Design for an Effective Trade-off between Noise-Immunity, Performance and Energy Dissipation 66
Techniques for leakage energy reduction in deep submicrometer cache memories 64
High speed self-timed pipelined datapath for square root 64
Connected Component Analysis for Traffic Sign Recognition Embedded Processing Systems 64
A new charge-pump based countermeasure against differential power analysis 63
A new type of fast, low-cost binary adder 63
A layout strategy for low-power voltage level shifters in 28nm UTBB FDSOI technology 63
Low-Power Level Shifter for Multi-Supply Voltage Designs 63
High performance square rooting circuit using hybrid radix-2 adders 62
A Low-Power Sub-Nanosecond Standard-Cells Based Adder 62
Variable precision arithmetic circuits for FPGA-based multimedia processors 61
Hybrid carry-select statistical carry look-ahead adder 60
A matrix product coprocessor for FPGA embedded soft processors 60
Designing Fast Convolutional Engines for Deep Learning Applications 60
Adaptive Census transform: A novel hardware-oriented stereovision algorithm 59
Design of Efficient BCD adders in Quantum Dot Cellular Automata 59
An Efficient and Low-Cost Design Methodology to Improve SRAM-based FPGA Robustness in Space and Avionics Applications 59
Low Leakage SRAM Wordline Drivers for the 28nm UTBB FDSOI Technology 59
Design of Energy Aware Adder Circuits Considering Random Intra-Die Process Variations 58
Educational design of high-performance arithmetic circuits on FPGA 58
Design of Real-Time FPGA-based Embedded System for Stereo Vision 58
VLSI circuits for low-power high-speed asynchronous addition 57
Design of efficient QCA multiplexers 57
A Fast Carry Chain Adder for Virtex-5 FPGAs 57
Efficient VLSI implementation of statistical carry lookahead adder 57
Learning Style Identification by CHAEA Junior Questionnaire and Artificial Neural Network Method: A Case Study 57
Efficient Recursive Multiply Architecture for FPGAs 56
An Efficient Hardware-Oriented Stereo Matching Algorithm 55
Accurate power estimation model for CMOS adders optimization 55
A High-Performance and Power-Efficient SIMD Convolution Engine for FPGAs 55
Low bit rate image compression core for onboard space applications 55
An embedded machine vision system for an in-line quality check of assembly processes 55
Area-time-power tradeoff in VLSI cellular arrays implementations 54
Design and evaluation of an energy-delay-area efficient datapath for coarse-grain reconfigurable computing systems 54
Design of High-Speed Low-Power Parallel-prefix Adder Trees in Nanometer Technologies 54
A new low-power high-speed single-clock-cycle binary comparator 54
A new reconfigurable coarse-grain architecture for multimedia applications 54
High-performance noise-tolerant circuit techniques for CMOS dynamic logic 54
High speed division and square root modules for asynchronous datapath 53
Area-delay efficient binary adders in QCA 53
MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing 53
A Self-Hosting Configuration Management System to Mitigate the Impact of Radiation-Induced Multi-Bit Upsets in SRAM-Based FPGAs 52
Designing High-Speed Adders in Power-Constrained Environments 52
Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates 51
Color Invariant Study for Background Subtraction 50
Educational Design of high performance arithmetic circuits 49
Design and Implementation of a Low Bit-Rate On-Board Satellite Wavelet-based Compression Core 49
Approximate Multipliers with Dynamic Truncation for Energy Reduction via Graceful Quality Degradation 49
Editorial for the special issue on “quantum-dot cellular automata (QCA) and low power application” 49
Multimodal background subtraction for high-performance embedded systems 49
New high performance circuit for statistical carry lookahead addition 48
Custom Computing Reconfigurable Machine for High Performance Cellular Automata Processing 48
VLSI Implementation of a Fully Static CMOS 56-bit Self-Timed Adder Using Overlapped Execution Circuits 48
Fully-Synthesizable Reconfigurable Multiplier for High-Performance Multimedia Processors 48
Performance comparison between static and dynamic CMOS logic implementations of a pipelined square-rooting circuit 48
A parallel connected component labeling architecture for heterogeneous systems-on-chip 48
Design of 3 : 1 multiplexer standard cell 47
An efficient wavelet image encoder for FPGA-based design 47
Low-Cost Fully Reconfigurable Data-Path for FPGA-Based Multimedia Processor 47
Low-cost FPGA stereo vision system for real time disparity maps calculation 47
Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation 47
Accuracy Improved Low-Energy Multi-bit Approximate Adders in QCA 47
Fast-squarer circuits using 3-bit-scan without overlapping bits 46
Design and Implementation of a 90nm low bit-rate image compression core 46
Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator 46
Aggressive Approximation of the SoftMax Function for Power-Efficient Hardware Implementations 46
Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing 45
Embedded surveillance system using background subtraction and Raspberry Pi 45
Fast and energy-efficient Manchester Carry by-pass adders 45
Efficient approximate adders for fpga-based data-paths 45
Energy‐efficient architecture for CNNs inference on heterogeneous FPGA 45
Efficient Architecture for Integral Image Computation on Heterogeneous FPGAs 45
Efficient memory architecture for image processing 44
Totale 5.880
Salva come PNG Salva come JPEG
Categoria #
all - tutte 66.875
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 66.875
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/2020961 0 0 0 0 0 390 102 169 30 34 156 80
2020/20211.190 196 2 151 162 6 150 11 177 19 168 9 139
2021/20221.530 12 201 1 92 155 47 10 278 17 15 248 454
2022/20231.884 200 138 24 221 260 223 7 330 244 72 84 81
2023/2024965 130 48 83 44 44 64 21 81 104 30 82 234
2024/20251.108 91 472 74 119 235 117 0 0 0 0 0 0
Totale 8.613